Are Polar Codes Practical?
|
|
- Arline Walsh
- 6 years ago
- Views:
Transcription
1 Are Polar Codes Practical? Prof. Warren J. Gross McGill University, Montreal, QC. Coding: from Practice to Theory Berkeley, CA. Feb. 10 th, 2015.
2 Achieving the Channel Capacity Successive cancellation Ñ low throughput. Mediocre performance at moderate code-length. Becomes excellent for N Polar Codes db using SC as n Ñ8 2/36
3 Channel Polarization u 0 W y 0 u 1 W y 1 I 0 IpW q I 1 1/26
4 Channel Polarization u 0 W y 0 u 1 W y 1 I 0 IpW q I 1 u 0 ` W y 0 u 1 W y 1 I 0 ă IpW q ă I 1 1/26
5 Channel Polarization u 0 W y 0 u 1 W y 1 I 0 IpW q I 1 u 0 ` W y 0 u 1 W y 1 u 0 ` ` ` y 0 u 1 ` ` y 1 u 2 ` ` y 2 u 3 ` y 3 u 4 ` ` y 4 u 5 ` y 5 u 6 ` y 6 u 7 y 7 Proportion of reliable bits Ñ IpW q. I 0 ă IpW q ă I 1 1/26
6 Successive Cancellation Decoding S 0 S 1 S 2 û 0 ` ` ` y 0 û 1 ` ` y 1 û 0 û 2 ` ` y 2 û 0 û 1 û 3 ` y 3 û 2 û 1 û 4 ` ` y 4 û 0 û 1 û 2 û 3 û 5 ` y 5 û 4 û 1 û 3 û 6 ` y 6 û 4 û 5 û 2 û 3 û 7 y 7 û 6 û 5 û 3 2/26
7 Successive Cancellation Decoding S 0 S 1 S 2 û 0 ` ` ` y 0 û 1 ` ` y 1 û 0 û 2 ` ` y 2 û 0 û 1 û 3 ` y 3 û 2 û 1 û 4 ` ` y 4 û 0 û 1 û 2 û 3 û 5 ` y 5 û 4 û 1 û 3 F û 6 ` y 6 û 4 û 5 û 2 û 3 û 7 y 7 û 6 û 5 û 3 2/26
8 Successive Cancellation Decoding S 0 S 1 S 2 û 0 ` ` ` y 0 û 1 ` ` y 1 û 0 û 2 ` ` y 2 û 0 û 1 û 3 ` y 3 û 2 û 1 û 4 ` ` y 4 û 0 û 1 û 2 û 3 û 5 ` y 5 û 4 û 1 û 3 û 6 ` y 6 û 4 û 5 û 2 û 3 G û 7 y 7 û 6 û 5 û 3 2/26
9 Semi-Parallel SC Decoder Implementation # PEs Speed, N 2 10 Utilization, N 2 10 ą 95% speed with 64 PEs. First polar decoder ASIC. Code (1024, 512) Technology 180 nm Area 1.72 mm 2 Frequency 150 MHz Info. T/P 49 Mbps Power 67 mw Mishra et al., A Successive Cancellation Decoder ASIC for a 1024-bit Polar Code in 180nm CMOS, A-SSCC /26
10 FPGA Implementation N LUT FF RAM (bits) f (MHz) T/P (Mbps) ,263 1, , R ,414 1, , R ,548 1,349 3, 278, R ,956 1,366 13, 109, R 4/26
11 Throughput of SC Decoders TP-SC Pamuk, ISIT SC-ASIC Mishra, A-SSCC SP-SC Raymond, TSP Info. T/P for R 0.9 (Mbps) 5/26
12 Improving Throughput 1000ˆ 100 Mbps SC 100 Gbps Unrolled
13 Successive Cancellation Tree View the SC decoder graph as a tree. û 0 ` ` ` y 0 û 1 ` ` y 1 û 2 ` ` y 2 û 3 ` y 3 û 4 ` ` y 4 û 5 ` y 5 û 6 ` y 6 û 7 y 7 6/26
14 Successive Cancellation Tree View the SC decoder graph as a tree. û 0 ` ` ` y 0 û 1 ` ` y 1 û 2 ` ` y 2 û 3 ` y 3 û 4 ` ` y 4 û 5 ` y 5 û 6 ` y 6 û 7 y 7 6/26
15 Successive Cancellation Tree View the SC decoder graph as a tree. û 0 ` ` ` y 0 û 1 ` ` y 1 û 2 ` ` y 2 û 3 ` y 3 û 4 ` ` y 4 û 5 ` y 5 û 6 ` y 6 û 7 y 7 6/26
16 Successive Cancellation Tree View the SC decoder graph as a tree. û 0 ` ` ` y 0 û 1 ` ` y 1 û 2 ` ` y 2 û 3 ` y 3 û 4 ` ` y 4 û 5 ` y 5 û 6 ` y 6 û 7 y 7 6/26
17 Successive Cancellation Tree View the SC decoder graph as a tree. û 0 ` ` ` y 0 û 1 ` ` y 1 û 2 ` ` y 2 û 3 ` y 3 û 4 ` ` y 4 û 5 ` y 5 û 6 ` y 6 û 7 y 7 6/26
18 Successive Cancellation Tree View the SC decoder graph as a tree. û 0 ` ` ` y 0 û 1 ` ` y 1 û 2 ` ` y 2 û 3 ` y 3 û 4 ` ` y 4 û 5 ` y 5 û 6 ` y 6 û 7 y 7 6/26
19 Simplified Successive-Cancellation Decoding Alamdar-Yazdi and Kschischang., A Simplified Successive-Cancellation Decoder for Polar Codes, Comm. Lett., /26
20 Simplified Successive-Cancellation Decoding Rate-0 Alamdar-Yazdi and Kschischang., A Simplified Successive-Cancellation Decoder for Polar Codes, Comm. Lett., /26
21 Simplified Successive-Cancellation Decoding Alamdar-Yazdi and Kschischang., A Simplified Successive-Cancellation Decoder for Polar Codes, Comm. Lett., /26
22 Simplified Successive-Cancellation Decoding Rate-1 Alamdar-Yazdi and Kschischang., A Simplified Successive-Cancellation Decoder for Polar Codes, Comm. Lett., /26
23 Simplified Successive-Cancellation Decoding Alamdar-Yazdi and Kschischang., A Simplified Successive-Cancellation Decoder for Polar Codes, Comm. Lett., /26
24 Fast-SSC Decoding Sarkis et al., Fast Polar Decoders: Algorithm and Implementation, IEEE JSAC, /26
25 Fast-SSC Decoding Repetition Sarkis et al., Fast Polar Decoders: Algorithm and Implementation, IEEE JSAC, /26
26 Fast-SSC Decoding Sarkis et al., Fast Polar Decoders: Algorithm and Implementation, IEEE JSAC, /26
27 Fast-SSC Decoding Single Parity Check Sarkis et al., Fast Polar Decoders: Algorithm and Implementation, IEEE JSAC, /26
28 Fast-SSC Decoding Sarkis et al., Fast Polar Decoders: Algorithm and Implementation, IEEE JSAC, /26
29 Fast-SSC Decoding New Nodes N 8 Repetition Rep-SPC N 4 SPC ML /26
30 SC Tree (256, 230) 10/26
31 SSC and Fast-SSC Trees (256, 230) Developed a compiler to convert the graph to instructions. 11/26
32 SSC and Fast-SSC Trees (256, 230) Developed a compiler to convert the graph to instructions. 11/26
33 Fast-SSC Decoder Implementation R LUT FF RAM (bits) f (MHz) T/P (Mbps) Fast-SSC ,866 7, , ,081 SSC For any code of length = 32,768. Sarkis et al. Fast polar decoders: algorithm and implementation, IEEE JSAC, /26
34 Throughput of Hardware Decoders BP Park, Sym. VLSI 2014 ASIC, 300 MHz (1024, 512) 2,338 Fast-SSC Sarkis, JSAC 2014 FPGA, 108 MHz (32678, 29492) 1,081 TP-SC Pamuk, ISIT 2013 FPGA, 230 MHz (16384, 14746) ,000 1,500 2,000 2,500 3,000 Info. T/P (Mbps) 13/26
35 The Unrolled Decoder (8, 4) polar code: 14/26
36 The Unrolled Decoder (8, 4) polar code: Unroll and pipeline all operations. F Rep G SPC 14/26
37 The Unrolled Decoder (8, 4) polar code: C 0 Unroll and pipeline all operations. C 0 F Rep G SPC 14/26
38 The Unrolled Decoder (8, 4) polar code: C 1 C 0 Unroll and pipeline all operations. C 1 C 0 F Rep G SPC 14/26
39 The Unrolled Decoder (8, 4) polar code: C 2 C 1C0 Unroll and pipeline all operations. F Rep G SPC C 2 C 1 C 0 14/26
40 The Unrolled Decoder (8, 4) polar code: C 3 C 2C1 C 0 Unroll and pipeline all operations. F Rep G SPC C 3 C 2 C 1 C 0 14/26
41 The Unrolled Decoder (8, 4) polar code: C 4 C 3C2 C 1 C 0 Unroll and pipeline all operations. F Rep G SPC C 4 C 3 C 2 C 1 C 0 14/26
42 The Unrolled Decoder (8, 4) polar code: C 5 C 0 C 4C3 C 2 C 1 Unroll and pipeline all operations. F Rep G SPC C 5 C 4 C 3 C 2 C 1 C 0 14/26
43 The Unrolled Decoder Implementation LUT FF RAM (bits) f (MHz) Info. T/P (Gbps) SP-SC 4,130 1,388 11, Unrolled 155, , , BP (ASIC) For a (1024, 512) polar code. Giard et al. A 237 Gbps unrolled hardware polar decoder, submitted to IET Letters and arxiv, Dec /26
44 SDR and Modern Software ECC ECC Viterbi decoder Demodulation OFDM Instructions Demel et al. A LTE Receiver Framework Using GNU Radio, JSPS, /26
45 SDR and Modern Software ECC ECC Viterbi decoder Demodulation OFDM Instructions Demel et al. A LTE Receiver Framework Using GNU Radio, JSPS, Turbo Wu et al. Asilomar iterations LDPC Sarkis et al. GlobalSIP iterations Info. T/P (Mbps) per Core 16/26
46 SDR and Modern Software ECC ECC Viterbi decoder Demodulation OFDM Instructions Demel et al. A LTE Receiver Framework Using GNU Radio, JSPS, Turbo Wu et al. Asilomar iterations LDPC Sarkis et al. GlobalSIP iterations Info. T/P (Mbps) per Core Goal: 50Mbps! 16/26
47 Floating-Point Throughput Info. T/P (Mbps) ICASSP 2014 GlobalSIP 2014 SIMD. Branchless. Single core. 150 (2048, 1707) (16384, 14746) (32768, 29492) Giard et al. Fast Software Polar Decoders, ICASSP Sarkis et al. Autogenerating Software Polar Decoders, GlobalSIP /26
48 Fixed-Point Software Polar Decoders Decoder f pghzq Info. T/P (Mbps) Latency µs Le Gal et al , Fast-SSC-int , (32768, 29492) polar code. Le Gal et al. Multi-Gb/s Software decoding of Polar Codes, TSP Giard et al. Low-latency Software Polar Decoders, in preparation. 18/26
49 Improving Finite-Length Error-Correction Performance PC BER PC List-CRC LDPC E b {N 0 19/26
50 List Decoding For each information bit, continue decoding assuming both 0 and 1. û 0 û 1 û 2 û ˆ ˆ û 0 0 û û û Select paths according to reliability values. 20/26
51 List Decoding For each information bit, continue decoding assuming both 0 and 1. û 0 û 1 û 2 û ˆ ˆ û 0 0 û û û Select paths according to reliability values. 20/26
52 List Decoding For each information bit, continue decoding assuming both 0 and 1. û 0 û 1 û 2 û ˆ ˆ û 0 û 1 û 2 û Select paths according to reliability values. 20/26
53 List Decoding For each information bit, continue decoding assuming both 0 and 1. û 0 û 1 û 2 û ˆ ˆ û 0 û 1 û 2 û Select paths according to reliability values. 20/26
54 List Decoding For each information bit, continue decoding assuming both 0 and 1. û 0 û 1 û 2 û ˆ ˆ û 0 û 1 û 2 û Select paths according to reliability values. 20/26
55 List Decoding For each information bit, continue decoding assuming both 0 and 1. û 0 û 1 û 2 û ˆ ˆ û 0 û 1 û 2 û Select paths according to reliability values. Using a CRC to select the output yields a significant improvement. 20/26
56 ASIC Implementation Synthesis results for N 1024 using UMC 90nm: L Area (mm 2 ) f (MHz) T/P (Mbps) R R Balatsoukas-Stimming et al. Hardware Architecture for List Successive Cancellation Decoding of Polar Codes, TCAS II, /26
57 Two-Step SW List Decoder List decoders are slower than Fast-SSC decoders. List have better error-correction performance than Fast-SSC decoders. 22/26
58 Two-Step SW List Decoder List decoders are slower than Fast-SSC decoders. List have better error-correction performance than Fast-SSC decoders. Combine both: Fast- SSC Valid CRC? no List- CRC yes Done Sarkis et al. Increasing the Speed of Polar List Decoders, SiPS, /26
59 Two-Step SW List Decoder Fast-SSC FER SSC-List-CRC (2048, 1723) E b {N 0 23/26
60 Two-Step SW List Decoder Fast-SSC FER SSC-List-CRC (2048, 1723) T E b {N 0 k p1 FER F qlpfast-sscq`fer F LpListq bit/s 23/26
61 Two-Step SW List Decoder (2048, 1723) 10 3 FER E b {N 0 (db) LDPC, I max 30 SSC-List-CRC, L 32 SSC-List-CRC, L 64 24/26
62 Two-Step SW List Decoder 60 (2048, 1723) 50 Information T/P (Mbps) E b {N 0 (db) LDPC, I max 30 SSC-List-CRC, L 32 SSC-List-CRC, L 64 25/26
63 Conclusion Polar codes can have excellent error-correction performance. Polar codes can have throughput in the hundred-gbps range. Once throughput and performance improvements are combined, we believe that polar codes will be a viable option for multiple applications. 26/26
64 Conclusion Polar codes can have excellent error-correction performance. Polar codes can have throughput in the hundred-gbps range. Once throughput and performance improvements are combined, we believe that polar codes will be a viable option for multiple applications. Thank you! 26/26
Energy Consumption Analysis of Software Polar Decoders on Low Power Processors
Energy Consumption Analysis of Software Polar Decoders on Low Power Processors Adrien Cassagne, Olivier Aumage, Camille Leroux, Denis Barthou, Bertrand Le Gal To cite this version: Adrien Cassagne, Olivier
More informationComparison of Polar Decoders with Existing Low-Density Parity-Check and Turbo Decoders
Comparison of Polar Decoders with Existing Low-Density Parity-Check and Turbo Decoders Alexios Balatsoukas-Stimming, Pascal Giard, and Andreas Burg Telecommunications Circuits Laboratory, EPFL, Switzerland
More informationIN software-defined radio (SDR) applications, researchers
1 Low-Latency Software Polar Decoders Pascal Giard, Gabi Sarkis, Camille Leroux, Claude Thibeault, and Warren J. Gross arxiv:1504.00353v2 [cs.it] 11 Jul 2016 Abstract Polar codes are a new class of capacity-achieving
More informationReduced Complexity Belief Propagation Decoders for Polar Codes
Reduced Complexity Belief Propagation Decoders for Polar Codes Jun n, Chenrong Xiong and Zhiyuan Yan Department of Electrical and Computer Engineering, Lehigh University, PA, USA Email: {jul3,chx3,yan}@lehigh.edu
More informationASIP LDPC DESIGN FOR AD AND AC
ASIP LDPC DESIGN FOR 802.11AD AND 802.11AC MENG LI CSI DEPARTMENT 3/NOV/2014 GDR-ISIS @ TELECOM BRETAGNE BREST FRANCE OUTLINES 1. Introduction of IMEC and CSI department 2. ASIP design flow 3. Template
More informationNon-recursive complexity reduction encoding scheme for performance enhancement of polar codes
Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes 1 Prakash K M, 2 Dr. G S Sunitha 1 Assistant Professor, Dept. of E&C, Bapuji Institute of Engineering and Technology,
More informationHIGH-THROUGHPUT MULTI-RATE LDPC DECODER BASED ON ARCHITECTURE-ORIENTED PARITY CHECK MATRICES
HIGH-THROUGHPUT MULTI-RATE LDPC DECODER BASED ON ARCHITECTURE-ORIENTED PARITY CHECK MATRICES Predrag Radosavljevic, Alexandre de Baynast, Marjan Karkooti, Joseph R. Cavallaro ECE Department, Rice University
More informationPartly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes
Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes Ning Chen, Yongmei Dai, and Zhiyuan Yan Department of Electrical and Computer Engineering, Lehigh University, PA
More informationMULTI-RATE HIGH-THROUGHPUT LDPC DECODER: TRADEOFF ANALYSIS BETWEEN DECODING THROUGHPUT AND AREA
MULTI-RATE HIGH-THROUGHPUT LDPC DECODER: TRADEOFF ANALYSIS BETWEEN DECODING THROUGHPUT AND AREA Predrag Radosavljevic, Alexandre de Baynast, Marjan Karkooti, and Joseph R. Cavallaro Department of Electrical
More informationAdaptive Linear Programming Decoding of Polar Codes
Adaptive Linear Programming Decoding of Polar Codes Veeresh Taranalli and Paul H. Siegel University of California, San Diego, La Jolla, CA 92093, USA Email: {vtaranalli, psiegel}@ucsd.edu Abstract Polar
More informationLLR-based Successive-Cancellation List Decoder for Polar Codes with Multi-bit Decision
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLIC HERE TO EDIT < LLR-based Successive-Cancellation List Decoder for Polar Codes with Multi-bit Decision Bo Yuan and eshab. Parhi, Fellow,
More informationIterative Decoder Architectures
Iterative Decoder Architectures Submitted to IEEE Communications Magazine Engling Yeo, Borivoje Nikolic, and Venkat Anantharam Department of Electrical Engineering and Computer Sciences University of California,
More informationMulti-Megabit Channel Decoder
MPSoC 13 July 15-19, 2013 Otsu, Japan Multi-Gigabit Channel Decoders Ten Years After Norbert Wehn wehn@eit.uni-kl.de Multi-Megabit Channel Decoder MPSoC 03 N. Wehn UMTS standard: 2 Mbit/s throughput requirements
More informationMemory Efficient Decoder Architectures for Quasi-Cyclic LDPC Codes
Memory Efficient Decoder Architectures for Quasi-Cyclic LDPC Codes Yongmei Dai, Ning Chen and Zhiyuan Yan Department of Electrical and Computer Engineering Lehigh University, PA 805, USA E-mails: {yod30,
More informationLeveraging Mobile GPUs for Flexible High-speed Wireless Communication
0 Leveraging Mobile GPUs for Flexible High-speed Wireless Communication Qi Zheng, Cao Gao, Trevor Mudge, Ronald Dreslinski *, Ann Arbor The 3 rd International Workshop on Parallelism in Mobile Platforms
More informationThe Tick Programmable Low-Latency SDR System
The Tick Programmable Low-Latency SDR System Haoyang Wu 1, Tao Wang 1, Zengwen Yuan 2, Chunyi Peng 3, Zhiwei Li 1, Zhaowei Tan 2, Boyan Ding 1, Xiaoguang Li 1, Yuanjie Li 2, Jun Liu 1, Songwu Lu 2 New
More informationLow-Latency Successive-Cancellation Polar Decoder Architectures Using 2-Bit Decoding
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 61, NO. 4, APRIL 2014 1241 Low-Latency Successive-Cancellation Polar Decoder Architectures Using 2-Bit Decoding Bo Yuan, Student Member,
More informationMulti-Gb/s software decoding of Polar Codes
1 Multi-Gb/s software decoding of Polar Codes Bertrand LE GAL, Camille LEROUX, and Christophe JEGO, Member IEEE Abstract This paper presents an optimized software implementation of a Successive Cancellation
More informationSETTING UP A GB-X3 LINK FOR 2 or 3 Gbps OPERATION
APPLICATION NOTE: Version: 1.1 SETTING UP A GB-X3 LINK FOR 2 or 3 Gbps OPERATION This application note provides examples of how to configure a GB-X3 link for 2 or 3 Gbps operations. The following procedures
More informationAn Efficient, Portable and Generic Library for Successive Cancellation Decoding of Polar Codes
An Efficient, Portable and Generic Library for Successive Cancellation Decoding of Polar Codes Adrien Cassagne, Bertrand Le Gal, Camille Leroux, Olivier Aumage, Denis Barthou To cite this version: Adrien
More informationdoc.: IEEE thz
doc.: IEEE 802.15 15-18-0207-00-0thz Project: IEEE P802.15 Working Group for Wireless Personal Area Networks (WPANs) Submission Title: A Preliminary 7nm implementation and communication performance study
More informationMULTI-RATE HIGH-THROUGHPUT LDPC DECODER: TRADEOFF ANALYSIS BETWEEN DECODING THROUGHPUT AND AREA
MULTIRATE HIGHTHROUGHPUT LDPC DECODER: TRADEOFF ANALYSIS BETWEEN DECODING THROUGHPUT AND AREA Predrag Radosavljevic, Alexandre de Baynast, Marjan Karkooti, and Joseph R. Cavallaro Department of Electrical
More informationCompilation of Parametric Dataflow Applications for Software-Defined-Radio-Dedicated MPSoCs DREAM seminar
Compilation of Parametric Dataflow Applications for Software-Defined-Radio-Dedicated MPSoCs DREAM seminar Mickaël Dardaillon Research Intern with NOKIA Technologies January 27th, 2015 2 / 33 What we know
More informationBER Evaluation of LDPC Decoder with BPSK Scheme in AWGN Fading Channel
I J C T A, 9(40), 2016, pp. 397-404 International Science Press ISSN: 0974-5572 BER Evaluation of LDPC Decoder with BPSK Scheme in AWGN Fading Channel Neha Mahankal*, Sandeep Kakde* and Atish Khobragade**
More informationLowering the Error Floors of Irregular High-Rate LDPC Codes by Graph Conditioning
Lowering the Error Floors of Irregular High- LDPC Codes by Graph Conditioning Wen-Yen Weng, Aditya Ramamoorthy and Richard D. Wesel Electrical Engineering Department, UCLA, Los Angeles, CA, 90095-594.
More informationCapacity-approaching Codes for Solid State Storages
Capacity-approaching Codes for Solid State Storages Jeongseok Ha, Department of Electrical Engineering Korea Advanced Institute of Science and Technology (KAIST) Contents Capacity-Approach Codes Turbo
More informationSymbol-Decision Successive Cancellation List Decoder for Polar Codes
1 Symbol-Decision Successive Cancellation List Decoder for olar Codes Chenrong Xiong, Jun Lin Student member, IEEE and Zhiyuan Yan, Senior member, IEEE arxiv:1501.04705v1 [cs.it] 20 Jan 2015 Abstract olar
More informationBER Guaranteed Optimization and Implementation of Parallel Turbo Decoding on GPU
2013 8th International Conference on Communications and Networking in China (CHINACOM) BER Guaranteed Optimization and Implementation of Parallel Turbo Decoding on GPU Xiang Chen 1,2, Ji Zhu, Ziyu Wen,
More informationTradeoff Analysis and Architecture Design of High Throughput Irregular LDPC Decoders
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 1, NO. 1, NOVEMBER 2006 1 Tradeoff Analysis and Architecture Design of High Throughput Irregular LDPC Decoders Predrag Radosavljevic, Student
More informationCost efficient FPGA implementations of Min- Sum and Self-Corrected-Min-Sum decoders
Cost efficient FPGA implementations of Min- Sum and Self-Corrected-Min-Sum decoders Oana Boncalo (1), Alexandru Amaricai (1), Valentin Savin (2) (1) University Politehnica Timisoara, Romania (2) CEA-LETI,
More informationPERFORMANCE ANALYSIS OF HIGH EFFICIENCY LOW DENSITY PARITY-CHECK CODE DECODER FOR LOW POWER APPLICATIONS
American Journal of Applied Sciences 11 (4): 558-563, 2014 ISSN: 1546-9239 2014 Science Publication doi:10.3844/ajassp.2014.558.563 Published Online 11 (4) 2014 (http://www.thescipub.com/ajas.toc) PERFORMANCE
More informationParallelization Techniques for Implementing Trellis Algorithms on Graphics Processors
1 Parallelization Techniques for Implementing Trellis Algorithms on Graphics Processors Qi Zheng*, Yajing Chen*, Ronald Dreslinski*, Chaitali Chakrabarti +, Achilleas Anastasopoulos*, Scott Mahlke*, Trevor
More informationIterative Decoder Architectures
CAPACITY APPROACHING CODES, ITERATIVE DECODING ALGORITHMS, AND THEIR APPLICATIONS Iterative Decoder Architectures Engling Yeo, Borivoje Nikolić, and Venkat Anantharam, University of California, Berkeley
More informationDesign of a Low Density Parity Check Iterative Decoder
1 Design of a Low Density Parity Check Iterative Decoder Jean Nguyen, Computer Engineer, University of Wisconsin Madison Dr. Borivoje Nikolic, Faculty Advisor, Electrical Engineer, University of California,
More informationThe 5G Channel Code Contenders
The 5G Channel Code Contenders Robert G. Maunder CTO AccelerComm Abstract Channel coding is a vital but complex component of cellular communication systems, which is used for correcting the communication
More informationStrategies for High-Throughput FPGA-based QC-LDPC Decoder Architecture
Strategies for High-Throughput FPGA-based QC-LDPC Decoder Architecture Swapnil Mhaske, Hojin Kee, Tai Ly, Ahsan Aziz, Predrag Spasojevic Wireless Information Network Laboratory, Rutgers University, New
More informationTURBO codes, [1], [2], have attracted much interest due
800 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 47, NO. 2, FEBRUARY 2001 Zigzag Codes and Concatenated Zigzag Codes Li Ping, Member, IEEE, Xiaoling Huang, and Nam Phamdo, Senior Member, IEEE Abstract
More informationThe WINLAB Cognitive Radio Platform
The WINLAB Cognitive Radio Platform IAB Meeting, Fall 2007 Rutgers, The State University of New Jersey Ivan Seskar Software Defined Radio/ Cognitive Radio Terminology Software Defined Radio (SDR) is any
More informationResource Efficiency of Scalable Processor Architectures for SDR-based Applications
Resource Efficiency of Scalable Processor Architectures for SDR-based Applications Thorsten Jungeblut 1, Johannes Ax 2, Gregor Sievers 2, Boris Hübener 2, Mario Porrmann 2, Ulrich Rückert 1 1 Cognitive
More informationAll MSEE students are required to take the following two core courses: Linear systems Probability and Random Processes
MSEE Curriculum All MSEE students are required to take the following two core courses: 3531-571 Linear systems 3531-507 Probability and Random Processes The course requirements for students majoring in
More informationHardware Implementation
Low Density Parity Check decoder Hardware Implementation Ruchi Rani (2008EEE2225) Under guidance of Prof. Jayadeva Dr.Shankar Prakriya 1 Indian Institute of Technology LDPC code Linear block code which
More information{ rizwan.rasheed, aawatif.menouni eurecom.fr,
Reconfigurable Viterbi Decoder for Mobile Platform Rizwan RASHEED, Mobile Communications Department, Institut Eurecom, Sophia Antipolis, France Aawatif MENOUNI HAYAR, Mobile Communications Department,
More informationInternational Journal of Engineering Trends and Technology (IJETT) - Volume4Issue5- May 2013
Design of Low Density Parity Check Decoder for WiMAX and FPGA Realization M.K Bharadwaj #1, Ch.Phani Teja *2, K.S ROY #3 #1 Electronics and Communications Engineering,K.L University #2 Electronics and
More informationFEC Core Area Comparison and Model
FEC Core Area Comparison and Model Martin Langhammer Altera Corporation P802.3bs 400Gb/s Ethernet Task Force 1 Overview This presentation will show the relative areas of FEC cores used in recent 802.3bs
More informationAn LDPC-Enabled Flash Controller in 40 nm CMOS
An LDPC-Enabled Flash Controller in 40 nm CMOS Marvell Semiconductor Engling Yeo Santa Clara, CA 1 Outline Error correction requirements LDPC Codes ECC architecture SOC integration Conclusion Santa Clara,
More informationLecture 41: Introduction to Reconfigurable Computing
inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture 41: Introduction to Reconfigurable Computing Michael Le, Sp07 Head TA April 30, 2007 Slides Courtesy of Hayden So, Sp06 CS61c Head TA Following
More informationMPSOC 2011 BEAUNE, FRANCE
MPSOC 2011 BEAUNE, FRANCE BOADRES: A SCALABLE BASEBAND PROCESSOR TEMPLATE FOR Gbps RADIOS VICE PRESIDENT, CHAIRMAN OF THE TECHNOLOGY OFFICE PROFESSOR AT THE KATHOLIEKE UNIVERSITEIT LEUVEN STATUS SDR BASEBAND
More informationPartially-Parallel LDPC Decoder Achieving High-Efficiency Message-Passing Schedule
IEICE TRANS. FUNDAMENTALS, VOL.E89 A, NO.4 APRIL 2006 969 PAPER Special Section on Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa Partially-Parallel LDPC Decoder Achieving
More informationHDL Implementation of an Efficient Partial Parallel LDPC Decoder Using Soft Bit Flip Algorithm
I J C T A, 9(20), 2016, pp. 75-80 International Science Press HDL Implementation of an Efficient Partial Parallel LDPC Decoder Using Soft Bit Flip Algorithm Sandeep Kakde* and Atish Khobragade** ABSTRACT
More informationWhite Paper Using Cyclone III FPGAs for Emerging Wireless Applications
White Paper Introduction Emerging wireless applications such as remote radio heads, pico/femto base stations, WiMAX customer premises equipment (CPE), and software defined radio (SDR) have stringent power
More informationMultiple Constraint Satisfaction by Belief Propagation: An Example Using Sudoku
Multiple Constraint Satisfaction by Belief Propagation: An Example Using Sudoku Todd K. Moon and Jacob H. Gunther Utah State University Abstract The popular Sudoku puzzle bears structural resemblance to
More informationISSCC 2003 / SESSION 8 / COMMUNICATIONS SIGNAL PROCESSING / PAPER 8.7
ISSCC 2003 / SESSION 8 / COMMUNICATIONS SIGNAL PROCESSING / PAPER 8.7 8.7 A Programmable Turbo Decoder for Multiple 3G Wireless Standards Myoung-Cheol Shin, In-Cheol Park KAIST, Daejeon, Republic of Korea
More informationFault Tolerant Parallel Filters Based On Bch Codes
RESEARCH ARTICLE OPEN ACCESS Fault Tolerant Parallel Filters Based On Bch Codes K.Mohana Krishna 1, Mrs.A.Maria Jossy 2 1 Student, M-TECH(VLSI Design) SRM UniversityChennai, India 2 Assistant Professor
More informationImproved Convolutional Coding and Decoding of IEEE802.11n Based on General Purpose Processors
2013 th International Conference on Communications and Networking in China (CHINACOM) Improved Convolutional Coding and Decoding of IEEE02.11n Based on General Purpose Processors Yanuo Xu, Kai Niu, Zhiqiang
More informationERCBench An Open-Source Benchmark Suite for Embedded and Reconfigurable Computing
ERCBench An Open-Source Benchmark Suite for Embedded and Reconfigurable Computing Daniel Chang Chris Jenkins, Philip Garcia, Syed Gilani, Paula Aguilera, Aishwarya Nagarajan, Michael Anderson, Matthew
More informationRECENTLY, researches on gigabit wireless personal area
146 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 2, FEBRUARY 2008 An Indexed-Scaling Pipelined FFT Processor for OFDM-Based WPAN Applications Yuan Chen, Student Member, IEEE,
More informationFlexible wireless communication architectures
Flexible wireless communication architectures Sridhar Rajagopal Department of Electrical and Computer Engineering Rice University, Houston TX Faculty Candidate Seminar Southern Methodist University April
More informationEfficient decoder design for error correcting codes
Lehigh University Lehigh Preserve Theses and Dissertations 2016 Efficient decoder design for error correcting codes Chenrong Xiong Lehigh University Follow this and additional works at: http://preserve.lehigh.edu/etd
More informationOptimization of Vertical and Horizontal Beamforming Kernels on the PowerPC G4 Processor with AltiVec Technology
Optimization of Vertical and Horizontal Beamforming Kernels on the PowerPC G4 Processor with AltiVec Technology EE382C: Embedded Software Systems Final Report David Brunke Young Cho Applied Research Laboratories:
More informationHigh Data Rate Fully Flexible SDR Modem
High Data Rate Fully Flexible SDR Modem Advanced configurable architecture & development methodology KASPERSKI F., PIERRELEE O., DOTTO F., SARLOTTE M. THALES Communication 160 bd de Valmy, 92704 Colombes,
More informationAn FPGA Based Adaptive Viterbi Decoder
An FPGA Based Adaptive Viterbi Decoder Sriram Swaminathan Russell Tessier Department of ECE University of Massachusetts Amherst Overview Introduction Objectives Background Adaptive Viterbi Algorithm Architecture
More informationFlexible N-Way MIMO Detector on GPU
01 IEEE Workshop on Signal Processing Systems Flexible N-Way MIMO Detector on GPU Michael Wu, Bei Yin, Joseph R. Cavallaro Electrical and Computer Engineering Rice University, Houston, Texas 77005 {mbw,
More informationThe Lekha 3GPP LTE Turbo Decoder IP Core meets 3GPP LTE specification 3GPP TS V Release 10[1].
Lekha IP Core: LW RI 1002 3GPP LTE Turbo Decoder IP Core V1.0 The Lekha 3GPP LTE Turbo Decoder IP Core meets 3GPP LTE specification 3GPP TS 36.212 V 10.5.0 Release 10[1]. Introduction The Lekha IP 3GPP
More informationHigh Speed Downlink Packet Access efficient turbo decoder architecture: 3GPP Advanced Turbo Decoder
I J C T A, 9(24), 2016, pp. 291-298 International Science Press High Speed Downlink Packet Access efficient turbo decoder architecture: 3GPP Advanced Turbo Decoder Parvathy M.*, Ganesan R.*,** and Tefera
More informationLow Complexity Quasi-Cyclic LDPC Decoder Architecture for IEEE n
Low Complexity Quasi-Cyclic LDPC Decoder Architecture for IEEE 802.11n Sherif Abou Zied 1, Ahmed Tarek Sayed 1, and Rafik Guindi 2 1 Varkon Semiconductors, Cairo, Egypt 2 Nile University, Giza, Egypt Abstract
More informationSimulation, prototyping and verification of standards-based wireless communications
Simulation, prototyping and verification of standards-based wireless communications Colin McGuire, Neil MacEwen 2015 The MathWorks, Inc. 1 Real Time LTE Cell Scanner with MATLAB and Simulink 2 Real time
More informationImplementation and Analysis of an Error Detection and Correction System on FPGA
Implementation and Analysis of an Error Detection and Correction System on FPGA Constantin Anton, Laurenţiu Mihai Ionescu, Ion Tutănescu, Alin Mazăre, Gheorghe Şerban University of Piteşti, Romania Abstract
More informationOverlapped Scheduling for Folded LDPC Decoding Based on Matrix Permutation
Overlapped Scheduling for Folded LDPC Decoding Based on Matrix Permutation In-Cheol Park and Se-Hyeon Kang Department of Electrical Engineering and Computer Science, KAIST {icpark, shkang}@ics.kaist.ac.kr
More informationDisclosing the LDPC Code Decoder Design Space
Disclosing the LDPC Code Decoder Design Space Torben Brack, Frank Kienle, Norbert Wehn Microelectronic System Design Research Group University of Kaiserslautern Erwin-Schrödinger-Straße 67663 Kaiserslautern,
More informationFABRICATION TECHNOLOGIES
FABRICATION TECHNOLOGIES DSP Processor Design Approaches Full custom Standard cell** higher performance lower energy (power) lower per-part cost Gate array* FPGA* Programmable DSP Programmable general
More informationFlexiChaP: A Reconfigurable ASIP for Convolutional, Turbo, and LDPC Code Decoding
FlexiChaP: A Reconfigurable ASIP for Convolutional, Turbo, and LDPC Code Decoding Matthias Alles, Timo Vogt, Norbert Wehn University of Kaiserslautern Erwin-Schroedinger-Str. 67663 Kaiserslautern, Germany
More informationField Programmable Gate Array (FPGA) Devices
Field Programmable Gate Array (FPGA) Devices 1 Contents Altera FPGAs and CPLDs CPLDs FPGAs with embedded processors ACEX FPGAs Cyclone I,II FPGAs APEX FPGAs Stratix FPGAs Stratix II,III FPGAs Xilinx FPGAs
More information44 1 Vol.44 No Journal of University of Electronic Science and Technology of China Jan. 2015
44 1 Vol.44 No.1 2015 1 Journal of University of Electronic Science and Technology of China Jan. 2015 GRT 1 1,3 1 1 1 1 2,3 (1. 100871; 2. 90095; 3. 100871) GRT GRT802.11a/g/ WiFi TP393.02 B doi:10.3969/j.issn.1001-0548.2015.01.021
More informationProcessor Architectures At A Glance: M.I.T. Raw vs. UC Davis AsAP
Processor Architectures At A Glance: M.I.T. Raw vs. UC Davis AsAP Presenter: Course: EEC 289Q: Reconfigurable Computing Course Instructor: Professor Soheil Ghiasi Outline Overview of M.I.T. Raw processor
More informationEFFICIENT RECURSIVE IMPLEMENTATION OF A QUADRATIC PERMUTATION POLYNOMIAL INTERLEAVER FOR LONG TERM EVOLUTION SYSTEMS
Rev. Roum. Sci. Techn. Électrotechn. et Énerg. Vol. 61, 1, pp. 53 57, Bucarest, 016 Électronique et transmission de l information EFFICIENT RECURSIVE IMPLEMENTATION OF A QUADRATIC PERMUTATION POLYNOMIAL
More informationFlexible N-Way MIMO Detector on GPU
Flexible N-Way MIMO Detector on GPU Michael Wu, Bei Yin, Joseph R. Cavallaro Electrical and Computer Engineering Rice University, Houston, Texas 77005 {mbw2, by2, cavallar}@rice.edu Abstract This paper
More informationHardware Implementation of a Reed-Solomon Soft Decoder based on Information Set Decoding
Hardware Implementation of a Reed-Solomon Soft Decoder based on Information Set Decoding Stefan Scholl, Norbert Wehn Microelectronic Systems Design Research Group University of Kaiserslautern 67663 Kaiserslautern,
More informationSoC Communication Complexity Problem
When is the use of a Most Effective and Why MPSoC, June 2007 K. Charles Janac, Chairman, President and CEO SoC Communication Complexity Problem Arbitration problem in an SoC with 30 initiators: Hierarchical
More informationPerformance analysis of LDPC Decoder using OpenMP
Performance analysis of LDPC Decoder using OpenMP S. V. Viraktamath Faculty, Dept. of E&CE, SDMCET, Dharwad. Karnataka, India. Jyothi S. Hosmath Student, Dept. of E&CE, SDMCET, Dharwad. Karnataka, India.
More informationPiecewise Linear Approximation Based on Taylor Series of LDPC Codes Decoding Algorithm and Implemented in FPGA
Journal of Information Hiding and Multimedia Signal Processing c 2018 ISSN 2073-4212 Ubiquitous International Volume 9, Number 3, May 2018 Piecewise Linear Approximation Based on Taylor Series of LDPC
More informationDESIGN AND IMPLEMENTATION OF SDR SDRAM CONTROLLER IN VHDL. Shruti Hathwalia* 1, Meenakshi Yadav 2
ISSN 2277-2685 IJESR/November 2014/ Vol-4/Issue-11/799-807 Shruti Hathwalia et al./ International Journal of Engineering & Science Research DESIGN AND IMPLEMENTATION OF SDR SDRAM CONTROLLER IN VHDL ABSTRACT
More informationCyclone III LS FPGAs Altera Corporation Public
Cyclone III LS FPGAs Introducing Cyclone III LS Devices Low power 200K LE for under 0.25 Watt TSMC 60-nm low-power (LP) process Quartus II software power-aware design flow Broadcast Industrial Military
More informationFPGA Implementation of a High Speed Multistage Pipelined Adder Based CORDIC Structure for Large Operand Word Lengths
International Journal of Computer Science and Telecommunications [Volume 3, Issue 5, May 2012] 105 ISSN 2047-3338 FPGA Implementation of a High Speed Multistage Pipelined Adder Based CORDIC Structure for
More informationEfficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes
Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes 1 U.Rahila Begum, 2 V. Padmajothi 1 PG Student, 2 Assistant Professor 1 Department Of
More informationOn the Performance Evaluation of Quasi-Cyclic LDPC Codes with Arbitrary Puncturing
On the Performance Evaluation of Quasi-Cyclic LDPC Codes with Arbitrary Puncturing Ying Xu, and Yueun Wei Department of Wireless Research Huawei Technologies Co., Ltd, Shanghai, 6, China Email: {eaglexu,
More informationA Parallel Decoding Algorithm of LDPC Codes using CUDA
A Parallel Decoding Algorithm of LDPC Codes using CUDA Shuang Wang and Samuel Cheng School of Electrical and Computer Engineering University of Oklahoma-Tulsa Tulsa, OK 735 {shuangwang, samuel.cheng}@ou.edu
More informationViterbi Algorithm Survivor Path Decoding
Viterbi Algorithm Survivor Path Decoding Lecture 6 Vladimir Stojanović 6.973 Communication System Design Spring 26 Massachusetts Institute of Technology Cite as: Vladimir Stojanovic, course materials for
More informationFPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5
FPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5 Arulmozhi M. 1, Nandini G. Iyer 2, Anitha M. 3 Assistant Professor, Department of EEE, Rajalakshmi Engineering College, Chennai, India
More informationPhysical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture
1 Physical Implementation of the DSPI etwork-on-chip in the FAUST Architecture Ivan Miro-Panades 1,2,3, Fabien Clermidy 3, Pascal Vivet 3, Alain Greiner 1 1 The University of Pierre et Marie Curie, Paris,
More informationHigh-performance and Low-power Consumption Vector Processor for LTE Baseband LSI
High-performance and Low-power Consumption Vector Processor for LTE Baseband LSI Yi Ge Mitsuru Tomono Makiko Ito Yoshio Hirose Recently, the transmission rate for handheld devices has been increasing by
More informationFLASH RELIABILITY, BEYOND DATA MANAGEMENT AND ECC. Hooman Parizi, PHD Proton Digital Systems Aug 15, 2013
FLASH RELIABILITY, BEYOND DATA MANAGEMENT AND ECC Hooman Parizi, PHD Proton Digital Systems Aug 15, 2013 AGENDA Section 1: Flash Reliability Section 2: Components to Improve Flash Reliability Section 3:
More informationCOVER SHEET: Problem#: Points
EEL 4712 Midterm 3 Spring 2017 VERSION 1 Name: UFID: Sign here to give permission for your test to be returned in class, where others might see your score: IMPORTANT: Please be neat and write (or draw)
More informationIntroduction to High level. Synthesis
Introduction to High level Synthesis LISHA/UFSC Prof. Dr. Antônio Augusto Fröhlich Tiago Rogério Mück http://www.lisha.ufsc.br/~guto June 2007 http://www.lisha.ufsc.br/ 1 What is HLS? Example: High level
More informationStopping-free dynamic configuration of a multi-asip turbo decoder
2013 16th Euromicro Conference on Digital System Design Stopping-free dynamic configuration of a multi-asip turbo decoder Vianney Lapotre, Purushotham Murugappa, Guy Gogniat, Amer Baghdadi, Michael Hübner
More informationMPSoC Design Space Exploration Framework
MPSoC Design Space Exploration Framework Gerd Ascheid RWTH Aachen University, Germany Outline Motivation: MPSoC requirements in wireless and multimedia MPSoC design space exploration framework Summary
More informationIEEE C802.16a-02/86. IEEE Broadband Wireless Access Working Group <
2002-09-18 IEEE C802.16a-02/86 Project Title Date Submitted IEEE 802.16 Broadband Wireless Access Working Group BTC, CTC, and Reed-Solomon-Viterbi performance on SUI channel models
More informationSoftware Defined Modem A commercial platform for wireless handsets
Software Defined Modem A commercial platform for wireless handsets Charles F Sturman VP Marketing June 22 nd ~ 24 th Brussels charles.stuman@cognovo.com www.cognovo.com Agenda SDM Separating hardware from
More informationA Generic Architecture of CCSDS Low Density Parity Check Decoder for Near-Earth Applications
A Generic Architecture of CCSDS Low Density Parity Check Decoder for Near-Earth Applications Fabien Demangel, Nicolas Fau, Nicolas Drabik, François Charot, Christophe Wolinski To cite this version: Fabien
More informationThe Lekha 3GPP LTE FEC IP Core meets 3GPP LTE specification 3GPP TS V Release 10[1].
Lekha IP 3GPP LTE FEC Encoder IP Core V1.0 The Lekha 3GPP LTE FEC IP Core meets 3GPP LTE specification 3GPP TS 36.212 V 10.5.0 Release 10[1]. 1.0 Introduction The Lekha IP 3GPP LTE FEC Encoder IP Core
More informationHigh performance, power-efficient DSPs based on the TI C64x
High performance, power-efficient DSPs based on the TI C64x Sridhar Rajagopal, Joseph R. Cavallaro, Scott Rixner Rice University {sridhar,cavallar,rixner}@rice.edu RICE UNIVERSITY Recent (2003) Research
More information