A Unified PMD Interface for 10GigE
|
|
|
- Stephany Hodge
- 5 years ago
- Views:
Transcription
1 A Unified Interface for 10GigE IEEE 802.3ae March 6, 2000 by Paul A. Bottorff, Norival Figueira, David Martin, Tim Armstrong, Bijan Raahemi
2 Agenda What makes the system unified? Unification around an interface Unification of coding methods!!! "
3 Unification Means: A common interface for both LAN-PHY and WAN-PHY A interface which is fair to all types including Serial and CWDM A low pin count interface A long reach interface (over 20 inches) to improve reach WAN PHY LAN PHY Unified Interface Serial CWDM Other!!!
4 Today's Picture Splits The Market MAC MAC HARI HARI HARI WAN PHY HARI LAN PHY 16 Bit OIF Interface Serial Serial CWDM PAM-5 CWDM PAM-5 Different Chips!!! #
5 Splitting the stack lower unifies s HARI splits the stack too high forcing the PCS layer into the chip (PCS 64/66, length/type, etc.) layers. HARI adds unnecessary encoding and protocols HARI favors both CWDM and LAN-PHY HARI doesn t work lower in the stack 10GMII/HARI 16b OIF 10 Gigabit Ethernet Reference Model Upper Layers MAC Control (Optional) Media Access Control (MAC) Reconciliation Physical Coding Sublayer (PCS) Serializer/Deserializer (PMA) Physical Medium Dependent () MEDIUM!!! $
6 The 16b OIF Interface Is Universal The 16b OIF interface splits the stack between the PMA and the PCS layer It is protocol independent when using slightly different rates for LAN and WAN PCS layers It is code independent when no byte alignment is assumed over the interface It can be used for both CWDM and Serial interfaces!!! %
7 A Narrow Universal PMA Interface Two issues have been mentioned about the OIF 16b interface It takes a lot of pins It can not extend 20 inches XGMII/ HARI 10 Gigabit Ethernet Reference Model Upper Layers MAC Control (Optional) Media Access Control (MAC) Physical Coding Sublayer (PCS) A narrow 4 lane version of the 16b interface is possible Makes the independent for LAN or WAN or CWDM or Serial 16b Parallel 4 x Serial Simple Universal I/F (SUPI) Simple Universal I/F (SUPI) Serializer/Deserializer (PMA) Physical Medium Dependent () MEDIUM!!! &
8 16-bit And 4x2.5 Are PMA Interfaces 16-bit LVDS interface Optional parallel interface between PCS and PMA Supports both CWDM/Serial Current technology 4 Pseudo-Random Data (SUPI) Optional 4x2.5 interface between PCS to PMA Supports both CWDM/Serial Each lane is lower speed than HARI (~2.5) Consistent semantics with 16-bit LVDS Future technology!!! '
9 Simple Universal Interface(SUPI) 4 ~2.5 Gbaud serial at least 20 MAC TXC TXD RXC RXD XGMII I/F 64b/66b, length/type, etc. Null or WAN Frame TxData RxData Clock recovery SerDes Optics PCS1 PCS2 PMA!!! (
10 Force A1/A2s every bytes overhead A1 A1A2 A octets Pseudo-Random Data For LAN-PHY 48 A1 followed by 48 A2 are enough For WAN-PHY 192 A1s followed by 192 A2s are part of the frame structure For WAN-PHY octets is once every 125 usec A single sync algorithm can lock on either!!! )
11 SUPI Overview 4 lanes at ~2.5 Gbaud per lane 16-bit word striped data transmitted on each lane Each lane has 1/4 of the A1/A2 framing bytes for lane deskew and synchronization SUPI carries any pseudo-random payload (L/HEC,64/66) Word synchronization from A1/A2 transition For fixed lane assignment skew can be large, for auto-rotation lane skew can be up to 16 bits Transmitted message 16-bit word 1 16-bit word 2 16-bit word 3 16-bit word 4 word 4 word 3 16-bit words transmitted to lanes word 1 word 2 SUPI 16-bit words received from lanes word 1 word 4 word 3 word 2 Received message 16-bit word 1 16-bit word 2 16-bit word 3 16-bit word 4!!! "!
12 SUPI Measurements Configuration 1: HP54xx scope, 20GHz RF module two 3 RG-142 test cords 450mV pp edge coupled 100 ohm differential backplane: 7-9-7mil stripline on Getek 26 traces G SONET scrambled (x 7 + x 6 + 1) no de-embedding!!! ""
13 Configuration 1 Results eye opening ~176mV, ~290ps (39%, 72%)!!! "
14 SUPI Measurements Configuration 2: HP54xx scope, 20GHz RF module two 3 RG-142 test cords 450mV pp edge coupled 100 ohm differential circuit pack: 4-5-4mil stripline on Getek backplane: 7-9-7mil stripline on Getek traces (PCB - BP - PCB) two Teradyne VHDM pin-in-box connectors G SONET scrambled (x 7 + x 6 + 1) no de-embedding!!! "#
15 Configuration 2 Results eye opening ~166mV, ~285ps (37%, 71%)!!! "$
16 Conclusions from Eye Diagrams preliminary measurements, but encouraging negligible degradation due to connectors results for 8B/10B signal were within ~5%!!! "%
17 SUPI Unifies LAN/WAN and s MAC XGMII WAN PHY LAN PHY Simple Universal Interface (SUPI) Serial CWDM Other!!! "&
XAUI as a SUPI Alternative
Rich Taborek Tampa, FL nserial November 6-9, 2000 IEEE P802.3ae Task Force 1 Presentation Purpose Why Propose This Now? Why Wasn t This Proposed Before? Illustrate WAN PHY & Its Interfaces Describe WAN
WAN-compatible 10 Gigabit Ethernet Tutorial. Opticon Burlingame, CA July 31, 2000
WAN-compatible 10 Gigabit Ethernet Tutorial Opticon 2000 Burlingame, CA July 31, 2000 Carrier and Service Provider Applications Location A 10GbE Metro Metropolitan Optical Networks Dark Fiber Interconnect
Common PMD Interface Hari
Common PMD Interface Hari HSSG November, 1999 Kauai, HI jonathan@picolight.com Nov 8, 1999 Page 1 Agenda Introduction Background Assumptions Chief Issues Guiding Decisions Interface cription High Speed
WIS Fault Isolation. IEEE P802.3ae Interim, New Orleans Sept.12-14, WorldCom Cisco Systems Nortel Networks
WIS Fault Isolation IEEE P802.3ae Interim, New Orleans Sept.12-14, 2000 Roy Bynum Gary Nicholl, Howard Frazier... Norival Figueira, Paul Bottorff, David Martin... Tom Alexander, Stuart Robinson, Gary Bourque,
10 Gigabit Ethernet 10GBase-W PHY. 1 Introduction. Product Brief Version May 2005
1 Introduction Initially, 10 Gigabit Ethernet is used by network managers to provide high-speed, local backbone interconnection between large-capacity switches, as it enables Internet Service Providers
PBL Model Update. Trey Malpass Ye Min Ding Chiwu Zengli. IEEE Higher Speed Study Group Nov HUAWEI TECHNOLOGIES Co., Ltd.
Model Update Trey Malpass Ye Min Ding Chiwu Zengli IEEE 802.3 Higher Speed Study Group 12-15 Nov 2007 Contents Page 2 Model Architecture Model Detailed Information Interface Functions Applications 10 x
WIS Fault Isolation. IEEE P802.3ae Nov.6-10, 2000 Tampa
WIS Fault Isolation IEEE P802.3ae Nov.6-10, 2000 Tampa David Martin, Norival Figueira, Paul Bottorff.... Gary Nicholl Howard Frazier... Roy Bynum. Pankaj Kumar. Fred Weniger.. Nan Chen. Nader Vijeh.. Tom
Blue Book Structure. Brad Booth July IEEE P802.3ae Task Force 1
Blue Book Structure Brad Booth July 2000 IEEE P802.3ae Task Force 1 Outline P802.3ae Layers and Interfaces Existing Clauses Presentation list New Clauses Presentation list Nomenclature Backup Implementation
40-Gbps and 100-Gbps Ethernet in Altera Devices
40-Gbps and 100-Gbps Ethernet in Altera Devices Transceiver Portfolio Workshops 2009 Agenda 40/100 GbE standards 40/100 GbE IP in Altera devices Stratix IV GT FPGA features and advantages Altera standards
Multilevel Serial PMD Update. Rich Taborek - IEEE HSSG - 10 GbE
Multilevel Serial PMD Update Rich Taborek - IEEE 802.3 HSSG - 10 GbE What is MAS? Multilevel Analog Signaling: Generic term used to describe various Multilevel Modulation methods Applicable to most media:
XBI - Optional PMA Service Interface for Serial PMD s
1 XBI - Optional PMA Service Interface for Serial PMD s IEEE P802.3ae La Jolla Meeting July 10-14, 2000 Optional PMA Interface for Serial PMD s 2 IEEE P802.3ae La Jolla Meeting July 10-14, 2000 By Richard
Optimal Management of System Clock Networks
Optimal Management of System Networks 2002 Introduction System Management Is More Challenging No Longer One Synchronous per System or Card Must Design Source-Synchronous or CDR Interfaces with Multiple
10 GIGABIT ETHERNET CONSORTIUM. 10GBASE-R PCS Test Suite V1.0 Technical Document. Last Updated: September 30, :30pm
10 GIGABIT ETHERNET CONSORTIUM 10GECTHE 10GBASE-R PCS Test Suite V1.0 Technical Document Last Updated: September 30, 2005 6:30pm 10 Gigabit Ethernet Consortium University of New Hampshire InterOperability
Version 1.0 (date)... vi Version X.X (date)... vi
Table of contents Version 1.0 (date)... vi Version X.X (date)... vi 1. Ten Gigabit Ethernet Reconciliation Sublayer (RS) and 10 Gigabit Media Independent Interface (XGMII)...8 1.1 Overview...8 1.1.1 Summary
10GE WAN PHY Delineation Performance
10GE WAN PHY Delineation Performance Bijan Raahemi David W. Martin Iain Verigin Tom Palkert Pankaj Kumar Nortel Networks Nortel Networks PMC-Sierra AMCC Level One/Intel January 18-20, 2000 Dallas, TX The
The equivalent of XAUI and other architectural considerations in 40G/100G Ethernet
The equivalent of XAUI and other architectural considerations in 40G/100G Ethernet Piers Dawe Avago Technologies May 2008, Munich The equivalent of XAUI and other architectural 1 Contents For those who
LatticeSCM SPI4.2 Interoperability with PMC-Sierra PM3388
August 2006 Technical Note TN1121 Introduction The System Packet Interface, Level 4, Phase 2 (SPI4.2) is a system level interface, published in 2001 by the Optical Internetworking Forum (OIF), for packet
10 Gigabit XGXS/XAUI PCS Core. 1 Introduction. Product Brief Version April 2005
1 Introduction Initially, network managers use 10 Gigabit Ethernet to provide high-speed, local backbone interconnection between large-capacity switches. 10 Gigabit Ethernet enables Internet Service Providers
Ethernet The Next Generation
Ethernet The Next Generation John D Ambrosia Chair, IEEE P802.3ba Task Force Scientist Sr., Components Technology Force10 Networks Presented by: Debbie Montano dmontano@force10networks.com Per IEEE-SA
Relationship of 1000BASE-T1 to other standards
97.1.2 Relationship of 1000BASE-T1 to other standards Relations between the 1000BASE-T1 PHY, the ISO Open Systems Interconnection (OSI) Reference Model, and the IEEE 802.3 CSMA/CD LAN Model are shown in
802.3cb Proposed Text Changes for Clause 69, 73, 78, 125
802.3cb Proposed Text Changes for Clause 69, 73, 78, 125 William Lo Marvell IEEE 802.3cb CU4HDD 1 14 March 2016 To make editing instructions easier to understand for the purposes of assembling the initial
Multi-Gigabit Transceivers Getting Started with Xilinx s Rocket I/Os
Multi-Gigabit Transceivers Getting Started with Xilinx s Rocket I/Os Craig Ulmer cdulmer@sandia.gov July 26, 2007 Craig Ulmer SNL/CA Sandia is a multiprogram laboratory operated by Sandia Corporation,
Section I. Stratix II GX Device Data Sheet
Section I. Stratix II GX Device Data Sheet This section provides designers with the data sheet specifications for Stratix II GX devices. They contain feature definitions of the transceivers, internal architecture,
10Gb Ethernet PCS Core
July 2002 Features Complete 10Gb Ethernet Physical Coding Sublayer (PCS) Solution Based on the ORCA 10 Gbits/s Line Interface (ORLI10G) FPSC, Enabling Flexible10GbE LAN/WAN Application Solutions. IP Targeted
Proposal for an initial draft of a 10GBASE-CX4 PMD January 6, 2003
Proposal for an initial draft of a GBASE-CX January, 00 0 IEEE Standard for Information technology Telecommunications and information exchange between systems Local and metropolitan area networks Specific
SERIAL MULTI-PROTOCOL TRANSMISSION WITH THE LatticeSC FPGA
SERIAL MULTI-PROTOCOL TRANSMISSION WITH THE LatticeSC FPGA February 2006 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Serial
100GE and 40GE PCS Proposal
100GE and 0GE PCS Proposal Mark Gustlin, Gary Nicholl, Oded Trainin IEEE HSSG September 2007 Supporters Pete Anslow - Nortel Med Belhadj Cortina Brad Booth AMCC Frank Chang - Vitesse Chris Cole Finisar
Application of High Speed Serial Data Transmission System in Remote Sensing Camera
MATEC Web of Conferences 114, 0200 (2017) DOI: 10.101/ matecconf/20171140200 Application of High Speed Serial Data Transmission System in Remote Sensing Camera Zhang Ye 1,a, He Qiangmin 1 and Pan Weijun
10-G BASE X &XAUI(Clause 48 &47) VINOD KUMAR VENKATAVARADAN UNH IOL
10-G BASE X &XAUI(Clause 48 &47) VINOD KUMAR VENKATAVARADAN UNH IOL Overview 1) Clause 48 2) Clause 36 issues in Clause 48 3) Clause 47 Clause 48(8/10b PCS) Block Diagram Clause 48 Functionality Encoding
10 Gigabit Ethernet 10GBase-R PCS Core. 1 Introduction. Product Brief Version August 2004
1 Introduction Initially, 10 Gigabit Ethernet (10 GbE) is used by network managers to provide high-speed, local backbone interconnection between large-capacity switches, as it enables Internet Service
802.3 Ethernet Over SONET Ad Hoc Report. ITU-T SG7 Liaison Communications To IEEE 802
802.3 Ethernet Over SONET Ad Hoc Report ITU-T SG7 Liaison Communications To IEEE 802 Roy Bynum 802 Plenary Meeting March 12, 2001 1 ITU-T SG7 Approved Recommendation X.86 ITU-T SG 7 at its 29 January-2
PHY-Less Ethernet Implementation Using Freescale Power Architecture Based Microprocessors
June 24, 2010 PHY-Less Ethernet Implementation Using Freescale Power Architecture Based Microprocessors FTF-NET-F0568 Patrick B. Billings NMG, NPD Applications Engineering and VortiQa are trademarks of
Sungsoo Kang. Network Technology Division ETRI
Sungsoo Kang Network Technology Division Background & review From 10Mb/s to 1 Gb/s Ethernet 10GbE Background & activity Technical detail 10GbE prospective 2 ALOHA Based on contention of broadcast (air)
Proposal for an Open Loop PHY Rate Control Mechanism
Proposal for an Open Loop PHY Rate Control Mechanism Shimon Muller Ariel Hendel Sun Microsystems Inc. Computer Systems May 23, 2000 10 Gigabit Ethernet 1 S. Muller - Sun Outline Introduction Why is a Rate
Board Design Guidelines for PCI Express Architecture
Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following
Joint ITU-T/IEEE Workshop on Carrier-class Ethernet
Joint ITU-T/IEEE Workshop on Carrier-class Ethernet Proposed 100GE PCS and Electrical Interface Gary Nicholl, Senior Technical Leader Cisco Systems 1 Outline The following slides present a proposal for
OTN Support Update P802.3bs 400 Gb/s Ethernet Task Force. Steve Trowbridge Alcatel-Lucent
Support Update P802.3bs 400 Gb/s Ethernet Task Force Steve Trowbridge Alcatel-Lucent 1 Key Elements of Support See Support: What is it and why is it important?, July 2013 A new rate of Ethernet (e.g.,
EPoC PHY and MAC proposal
EPoC PHY and MAC proposal Marek Hajduczenia, PhD ZTE Corporation marek.hajduczenia@zte.pt Supporters Alan Brown, Aurora Ed Mallette, Bright House Networks 2 RF spectrum churn Chunks of RF spectrum may
IEEE 802.3ap Backplane Ethernet Overview
IEEE 802.3ap Backplane Ethernet Overview T10 SAS Adhoc Meeting Houston May 25 26, 2005 Ali Ghiasi aghiasi@broadcom.com 1 History of Backplane Ethernet Ethernet previously did not standardize backplane
Application Note 1242
HFBR-5701L/5710L/5720L/5730L and HDMP-1687 Reference Design for 1.25 GBd Gigabit Ethernet and 1.0625 GBd Fiber Channel Applications Application Note 1242 Introduction Avago s objective in creating this
802.3bj FEC Overview and Status 400GbE Logic Challenges DRAFT IEEE
802.3bj FEC Overview and Status 400GbE Logic Challenges DRAFT IEEE May 2013 Victoria Mark Gustlin - Xilinx John D Ambrosia - Dell Gary Nicholl - Cisco Agenda Review of past logic related objectives Lessons
IEEE P802.3cg 10Mb/s Single Pair Ethernet: A guide
IEEE P802.3cg 10Mb/s Single Pair Ethernet: A guide George Zimmerman (Chair)/CME Consulting Peter Jones (Ad Hoc Chair)/Cisco Systems Jon Lewis (Recording Secretary)/Dell EMC Piergiorgio Beruto/CanovaTech
Native Ethernet transmission beyond the LAN
Native Ethernet transmission beyond the LAN Cătălin Meiroşu CERN and Politehnica Bucureşti TERENA 05 Poznań Overview 10 GE, a distance independent Ethernet The WAN PHY long haul Ethernet and SONET-friendly
White Paper. ORSPI4 Field-Programmable System-on-a-Chip Solves Design Challenges for 10 Gbps Line Cards
White Paper ORSPI4 Field-Programmable System-on-a-Chip Solves Design Challenges for 10 Gbps Line Cards Sidhartha Mohanty and Fred Koons Lattice Semiconductor Corporation October 2003 Bringing the Best
Fibre Channel Speedmap. Live Webcast April 6, :00 am PT
Fibre Channel Speedmap Live Webcast April 6, 2017 11:00 am PT Today s Presenters Tony Bourke @tbourke datacenteroverlords.com Dave Alexander J Metz @ucs_dave www.unifiedcomputingblog.com @drjmetz https://jmetz.com/
Agilent Bead Probe Technology
Agilent Bead Probe Technology Page 1 Abstract Lead-free, shrinking geometries, new packages and high-speed signaling present new challenges for ICT. The impact will be more defects, loss of access, lower
More on Super-PON. Scale Fully Passive Optical Access Networks to Longer Reaches and to a Significantly Higher Number of Subscribers
More on Super-PON Scale Fully Passive Optical Access Networks to Longer Reaches and to a Significantly Higher Number of Subscribers Claudio DeSanti Liang Du Agenda Refinements 2.5G-EPON Upstream Speed
High Performance Ethernet for Grid & Cluster Applications. Adam Filby Systems Engineer, EMEA
High Performance Ethernet for Grid & Cluster Applications Adam Filby Systems Engineer, EMEA 1 Agenda Drivers & Applications The Technology Ethernet Everywhere Ethernet as a Cluster interconnect Ethernet
ECE 485/585 Microprocessor System Design
Microprocessor System Design Lecture 16: PCI Bus Serial Buses Zeshan Chishti Electrical and Computer Engineering Dept. Maseeh College of Engineering and Computer Science Source: Lecture based on materials
RoHS compliant RJ45 gigabit Ethernet Small Form Pluggable (SFP), 3.3V 1000BASE Ethernet. Performance
Features Compliant with IEEE 802.3z Gigabit Ethernet Standard Compliant with SFP MSA specifications. Supports auto-negotiation 10/100/1000BASE-T operation in host system with SGMII interface. Supports
A HT3 Platform for Rapid Prototyping and High Performance Reconfigurable Computing
A HT3 Platform for Rapid Prototyping and High Performance Reconfigurable Computing Second International Workshop on HyperTransport Research and Application (WHTRA 2011) University of Heidelberg Computer
100GbE Architecture - Getting There... Joel Goergen Chief Scientist
100GbE Architecture - Getting There... Joel Goergen Chief Scientist April 26, 2005 100GbE Architecture - Getting There Joel Goergen Force10 Networks joel@force10networks.com Subject : 100GbE Architecture
ATCA Platform Considerations for Backplane Ethernet. Aniruddha Kundu Michael Altmann Intel Corporation May 2004
ATCA Platform Considerations for Backplane Ethernet Aniruddha Kundu Michael Altmann Intel Corporation May 2004 IEEE 802.3ap Back Plane Ethernet TF Interim meeting May 2004 1 Introduction This presentation
10 GIGABIT ETHERNET CONSORTIUM. RS Test Suite V1.2a Technical Document. Last Updated: June 7, :30 pm
10 GIGABIT ETHERNET CONSORTIUM 10GECTHE RS Test Suite V1.2a Technical Document Last Updated: June 7, 2005 6:30 pm 10 Gigabit Ethernet Consortium 121 Technology Drive, Suite 2 Durham, NH 03824 University
SPI-4.2 Interoperability with. in Stratix GX Devices. Introduction. PMC-Sierra XENON Family
SPI-4.2 Interoperability with PMC-Sierra XENON Family in Stratix GX Devices May 2003, ver. 1.0 Application Note 228 Introduction The system packet interface level 4 phase 2 (SPI-4.2) specification, defined
LatticeSC/Marvell. XAUI Interoperability. Introduction. XAUI Interoperability
LatticeSC/Marvell XAUI Interoperability November 2006 Introduction Technical Note TN1128 The document provides a report on a XAUI interoperability test between a LatticeSC device and the Marvell 88X2040
Objectives for HSSG. Peter Tomaszewski Scientist, Signal Integrity & Packaging. rev3 IEEE Knoxville Interim Meeting, September 2006
Objectives for HSSG Peter Tomaszewski Scientist, Signal Integrity & Packaging 1 September 20 21, 2006 rev3 Agenda Propose objectives for: MAC Data Rate Reach Objectives Standardize ygmii Interface BER
Ottawa, ON May 23, b/66b Coding Update
64b/66b PCS Rick Walker Agilent Howard Frazier Cisco Richard Dugan Agilent Paul Bottorff Nortel Birdy Amrutur Agilent Brad Booth Intel John Ewen IBM Kevin Daines World Wide Packets Rich Taborek nserial
10GBase-R PCS/PMA Controller Core
10GBase-R PCS/PMA Controller Core Contents 1 10GBASE-R PCS/PMA DATA SHEET 1 1.1 FEATURES.................................................. 1 1.2 APPLICATIONS................................................
10/100 Application Note General PCB Design and Layout Guidelines AN111
10/100 Application Note General PCB Design and Layout Guidelines AN111 Introduction This application note provides recommended guidelines in designing a product that complies with both EMI and ESD standards
1000BASE-T1 PHY Encoder Proposal For Gigabit MAC Compatibility
1000BASE-T1 PHY Encoder Proposal For Gigabit MAC Compatibility IEEE 802.3bp - Plenary Meeting - March 2014 William Lo, Marvell 1 Supporters Dachin Zeng Realtek Mehmet Tazebay Broadcom Thomas Hogenmueller
WHITE PAPER THE CASE FOR 25 AND 50 GIGABIT ETHERNET WHITE PAPER
THE CASE FOR 25 AND 50 GIGABIT ETHERNET OVERVIEW The demand for cloud-based solutions has grown rapidly, leaving many datacenters hungry for bandwidth. This has created a demand for cost-effective solutions
High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs. I.K. Anyiam
High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs I.K. Anyiam 1 Introduction LVDS SerDes helps to reduce radiated emissions, but does not completely eliminate them EMI prevention must
OIF CEI-56G Project Activity
OIF CEI-56G Project Activity Progress and Challenges for Next Generation 400G Electrical Links David R Stauffer Kandou Bus, SA OIF Physical & Link Layer Working Group Chair June 12, 2014 Electrical Implementation
SGMII Interface Implementation Using Soft-CDR Mode of Stratix III Devices
SGMII Interface Implementation Using Soft-CDR Mode of Stratix III Devices May 2008, version 1.0 Application Note 518 Introduction Stratix III device family are one of the most architecturally advanced,
Energy Efficient Ethernet 10GBASE-T LPI State Machines
Energy Efficient Ethernet 10GBASE-T LPI State Machines Rick Tidstrom, Broadcom IEEE P802.3az Task Force 10G ad hoc August 6, 2008 1 Overview Propose changes to existing PCS 64B/65B Transmit and PCS 64B/65B
JDSU ONT-503/506/512 Optical Network Tester
COMMUNICATIONS TEST & MEASUREMENT SOLUTIONS JDSU ONT-503/506/512 Optical Network Tester 100G Test Solution supporting 40GE/100GE/OTU4 Preliminary Key features Powerful test solution designed to address
Unified Synchronization Solution for Mobile Backhaul
Unified Synchronization Solution for Mobile Backhaul This white paper is a joint collaboration between PMC and Symmetricom Issue No.1: March 6, 2013 PMC-Sierra, Inc. In today s mobile backhaul, a cell
Selecting the Correct High Speed Transceiver Solution
Introduction White Paper Selecting the Correct High Speed Transceiver Solution Many standards and protocols are now using high speed transceivers (SERDES) as part of their physical interface. The protocols
Accelerating MIPI Interface Development and Validation
Accelerating MIPI Interface Development and Validation 1 Mobile Industry Processor Interface 2 The Standard for Mobile 3 The Standard for Mobile & Mobile Influenced Industry 4 Influenced by Highly Accomplished
Temporary Document 3203/Rev.1
ITU - Telecommunication Standardization Sector Temporary Document 3203/Rev.1 STUDY GROUP 7 Geneva, 20-31 March 2000 SOURCE*: Q.10/7 TITLE: Draft new Recommendation X.86 (X.eos) on Ethernet over LAPS Summary
HSE OTN Support. Qiwen Zhong Qiuyou Wu WB Jiang Huawei Technologies. IEEE 802.3ba Task Force, March HUAWEI TECHNOLOGIES Co., Ltd.
HSE Support Qiwen Zhong Qiuyou Wu WB Jiang Huawei Technologies Content Page 2 Bit transparency requirement Skew accumulation issue Lane independent transport & 2x skew tolerance Page 3 Transparency Requirement
LatticeSC/M Broadcom HiGig+ 12 Gbps Physical Layer Interoperability Over CX-4
LatticeSC/M Broadcom HiGig+ 12 Gbps August 2007 Technical Note TN1154 Introduction This technical note describes a physical layer HiGig+ 12 Gbps interoperability test between a LatticeSC/M device and the
Higher Speed Ethernet
1 Higher Speed Ethernet Agenda 100 GbE Technology Requirements IEEE P802.3ba Standards Update 2 What is Driving the Need for 40 GbE and 100 GbE? 3 Research network trends 10 GbE WANs Cluster and grid computing
LVDS applications, testing, and performance evaluation expand.
Stephen Kempainen, National Semiconductor Low Voltage Differential Signaling (LVDS), Part 2 LVDS applications, testing, and performance evaluation expand. Buses and Backplanes D Multi-drop D LVDS is a
Technically Speaking. James Antonakos
In this portion of his series, James walks us through the operation of Fast Ethernet and Gigabit Ethernet. Join him as he discusses each 100- and 1000-Mbps technology, looks at their individual encoding
Flex Ethernet Implementation Agreement
Flex Ethernet Implementation Agreement IA # OIF-FLEXE-01.1 June 21, 2017 Implementation Agreement created and approved by the Optical Internetworking Forum www.oiforum.com The OIF is an international non
MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET
The InterOperability Laboratory MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET Abstract: This document serves as the primary documentation for the MIPI D-PHY Reference Termination
TELECOMMUNICATION STANDARDIZATION SECTOR
INTERNATIONAL TELECOMMUNICATION UNION TELECOMMUNICATION STANDARDIZATION SECTOR STUDY PERIOD 1997-2000 COM 7-268-E April 2000 Original: English Question: 10/7 Texte disponible seulement en Text available
Terminology. John D Ambrosia Futurewei, Subsidiary of Huawei Jan 24, 2018
Terminology John D Ambrosia Futurewei, Subsidiary of Huawei Jan 24, 2018 Introduction At Sept SG Meeting the following objectives were proposed (http://www.ieee802.org/3/b10k/public/17_09/villarruel_b10k_01b_0917.pdf)
Quad Serial Gigabit Media Independent v3.4
Quad Serial Gigabit Media Independent v3.4 LogiCORE IP Product Guide Vivado Design Suite Table of Contents IP Facts Chapter 1: Overview System Overview..................................................................
LatticeSC/M Family flexipcs Data Sheet. DS1005 Version 02.0, June 2011
DS1005 Version 02.0, June 2011 Table of Contents June 2011 Introduction to flexipcs... 1-1 flexipcs Features... 1-1 flexipcs Introduction... 1-2 Architecture Overview... 1-2 flexipcs Quad... 1-2 flexipcs
Farhad Shafai, Sarance Technologies March, 2008 SARANCE TECHNOLOGIES
Technical Feasibility of 100G/40G MLD Farhad Shafai, Sarance Technologies March, 08 1 Outline Presentation is focused on the implementation of the digital logic Agenda: MLD overview 100G implementation
Applications Include: Functional Diagram: LAN/WAN Networking Telecommunications Serial Interface
PCI-SIO8BXS-SYNC High Speed Eight Channel Synchronous Serial to Parallel Controller Featuring Multi-Protocol Serial I/O with Software Configurable Cable Transceivers and Deep FIFO Buffers (up to a total
December 2002, ver. 1.1 Application Note For more information on the CDR mode of the HSDI block, refer to AN 130: CDR in Mercury Devices.
Using HSDI in Source- Synchronous Mode in Mercury Devices December 2002, ver. 1.1 Application Note 159 Introduction High-speed serial data transmission has gained increasing popularity in the data communications
IEEE P802.3ae 10 Gigabit Ethernet Minutes Task Force Plenary Meeting July 11-12, 2000 La Jolla, CA
IEEE P802.3ae 10 Gigabit Ethernet Minutes Task Force Plenary Meeting July 11-12, 2000 La Jolla, CA Administrative: Prepared by: The meeting convened at 8:30am, July 11, 2000. Jonathan Thatcher, the 10
Ethernet. Computer Networks. Lecture 4.
Ethernet Computer Networks Lecture 4 http://goo.gl/pze5o8 The History of Ethernet Originally: DIX Ethernet (DEC-Intel-Xerox, Ethernet II) - 10Mbps. No LLC sublayer Later standardized as: IEEE 802.3 Frame
Peripheral Component Interconnect - Express
PCIe Peripheral Component Interconnect - Express Preceded by PCI and PCI-X But completely different physically Logical configuration separate from the physical configuration Logical configuration is backward
Flex Ethernet 2.0 Implementation Agreement
Flex Ethernet 2.0 Implementation Agreement IA # OIF-FLEXE-02.0 June 22, 2018 Implementation Agreement created and approved by the Optical Internetworking Forum www.oiforum.com The OIF is an international
Fast Synchronization Mechanism for 1000BASE-T1
Fast Synchronization Mechanism for 1000BASE-T1 IEEE 802.3bp - Plenary Meeting - March 2014 William Lo, Marvell 1 Objective Propose a mechanism that can quickly synchronize PHY and link partner prior to
SPI-4.2 Interoperability with the Intel IXF1110 in Stratix GX Devices
SPI-4.2 Interoperability with the Intel IXF1110 in Stratix GX Devices May 2003, ver. 1.0 Application Note 227 Introduction The system packet interface level 4 phase 2 (SPI-4.2) specification, defined by
isplever 10Gb Ethernet XGXS IP Core User s Guide April 2004 ipug15_02
isplever TM CORE 10Gb Ethernet XGXS IP Core User s Guide April 2004 ipug15_02 Introduction Lattice s 10GbE XGXS core provides an ideal solution that meets the need of today s LAN/WAN applications. The
100BASE-Cu Dual Mode Proposal
100BASE-Cu Dual Mode Proposal Patrick Stanley, Elastic Networks, pstanley@elastic.com (678)297-3103 Baseline Proposal 100 Mbps Dual-Mode Proposal Why Consider this proposal? PHY Driven by Market Requirements
2. Arria GX Architecture
2. Arria GX Architecture AGX51002-2.0 Transceivers Arria GX devices incorporate up to 12 high-speed serial transceiver channels that build on the success of the Stratix II GX device family. Arria GX transceivers
Gaoyao Tang Applications Engineer, Innocor Ltd April Copyright Innocor Ltd.
Gaoyao Tang Applications Engineer, Innocor Ltd April 6 Copyright Innocor Ltd. www.innocor.com Optical Ethernet -------An introduction LAN boundary extended to encompass the wide area networks (WAN) and
Arria 10 Transceiver PHY User Guide
Arria 10 Transceiver PHY User Guide Subscribe UG-A10XCVR 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Arria 10 Transceiver PHY User Guide Contents Arria 10 Transceiver PHY Overview...1-1
REV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 7-25-12 Any assistance, services, comments, information, or suggestions provided by SMSC (including without limitation any comments to the effect that the Company
Emerging Protocols & Applications
Emerging Protocols & Applications Anthony Dalleggio Executive Vice President Modelware, Inc. Contents Historical System Bandwidth Trends The PC Bus SONET, UTOPIA, & POS-PHY Targeted Applications SANs:
A (Very Hand-Wavy) Introduction to. PCI-Express. Jonathan Heathcote
A (Very Hand-Wavy) Introduction to PCI-Express Jonathan Heathcote Motivation Six Week Project Before PhD Starts: SpiNNaker Ethernet I/O is Sloooooow How Do You Get Things In/Out of SpiNNaker, Fast? Build
100 Gbps/40 Gbps PCS/PMA + MAC IP Core
100 Gbps/40 Gbps PCS/PMA + MAC IP Core Getting started guide: 1. Prerequisites: In order to simulate and implement Aitia's 100 Gbps / 40 Gbps Ethernet PCS/PMA + MAC IP core you must meet the following