Readings, exercises: Chapter 11 (Due: 10/4) Homework keys Study group(s) Prelim 1 10/6!
|
|
|
- Thomas Stanley
- 6 years ago
- Views:
Transcription
1 Homework Readings, exercises: Chapter 11 (Due: 10/4) Homework keys Study group(s) Prelim 1 10/6! Copyright c UMaine School of Computing and Information S 1 / 20
2 COS 140: Foundations of : Daisy Chain Buses Fall 2017 Copyright c UMaine School of Computing and Information S 2 / 20
3 The problem The problem What is a Bus? Memory the I/O Module the CPU Interrupts Some Bus Terminology Need to get information from one component to another Components can be: functional units inside the CPU CPU and memory CPU/memory and I/O devices Maybe too expensive/impractical to have point-to-point communication How to have devices share communication pathways? Copyright c UMaine School of Computing and Information S 3 / 20
4 The problem The problem What is a Bus? Memory the I/O Module the CPU Interrupts Some Bus Terminology Need to get information from one component to another Components can be: functional units inside the CPU CPU and memory CPU/memory and I/O devices Maybe too expensive/impractical to have point-to-point communication How to have devices share communication pathways? Use a communication bus Copyright c UMaine School of Computing and Information S 3 / 20
5 What is a Bus? The problem What is a Bus? Memory the I/O Module the CPU Interrupts Some Bus Terminology The method of communication between components of the architecture. Multiple lines. Each line sends a 1 or 0. Lines are grouped together and bits are sent in parallel. Multiple devices can send and receive. No privacy. If all devices send, have a garbled message. Copyright c UMaine School of Computing and Information S 4 / 20
6 Communication with Memory The problem What is a Bus? Memory the I/O Module the CPU Interrupts Some Bus Terminology words of data read or written to memory address of word control to specify read or write Copyright c UMaine School of Computing and Information S 5 / 20
7 Communication with the I/O Module The problem What is a Bus? Memory the I/O Module the CPU Interrupts Some Bus Terminology data address read or write control select for a particular I/O device interrupt CPU Copyright c UMaine School of Computing and Information S 6 / 20
8 Communication with the CPU The problem What is a Bus? Memory the I/O Module the CPU Interrupts Some Bus Terminology read instructions read and write data control signals to make system work handle interrupts Copyright c UMaine School of Computing and Information S 7 / 20
9 Interrupts The problem What is a Bus? Memory the I/O Module the CPU Interrupts Some Bus Terminology Interrupts alert CPU to something important that has happened CPU does not have to constantly check for each potential situation. Devices put a 1 on an interrupt line to signal interrupt CPU checks for interrupts at specific points in its functioning. If it finds an interrupt, it suspends what it is doing (e.g., the user s program) to handle the interrupt. When the interrupt has been handled, the CPU returns to what it was doing before the interrupt was discovered. Copyright c UMaine School of Computing and Information S 8 / 20
10 Some Bus Terminology The problem What is a Bus? Memory the I/O Module the CPU Interrupts Some Bus Terminology System bus: connects memory, CPU and I/O Bus width: number of lines Assert: put information on a line Negate: remove information from a line Copyright c UMaine School of Computing and Information S 9 / 20
11 Centralized Arbitration Decentralized Arbitration No physical reason why all devices on the bus can t use the bus at the same time If more than one device tries to send information on the bus at once: information garbled Bus arbitration: controls which device will get the bus. Many schemes for bus arbitration for each all devices have to follow the rules do not send information unless they have permission Copyright c UMaine School of Computing and Information S 10 / 20
12 Centralized Arbitration Centralized Arbitration Decentralized Arbitration One arbiter makes choice and informs devices on bus. Advantage: Can use very simple scheme to select which device will have control. Devices do not have to put any resources toward arbitration. Disadvantages: Cost of arbiter. Single point of failure at arbiter. If arbiter goes down, can t use the bus. Copyright c UMaine School of Computing and Information S 11 / 20
13 Decentralized Arbitration Centralized Arbitration Decentralized Arbitration All devices participate in selecting which device will control the bus next. Advantages: Less costly because do not have to have an arbiter. If a device goes down, can continue to use bus. Disadvantage: Schemes are more complicated than those for centralized arbitration. Copyright c UMaine School of Computing and Information S 12 / 20
14 Daisy Chaining Architecture Issues Priorities Arbiter Device 1 Device 2 Device 3 Release Line The bus has additional control lines: grant, request, and release Copyright c UMaine School of Computing and Information S 13 / 20
15 Daisy Chaining Architecture Issues Priorities Arbiter Device 1 Device 2 Device 3 Release Line When a device wants the bus it asserts its request line Copyright c UMaine School of Computing and Information S 13 / 20
16 Daisy Chaining Architecture Issues Priorities Arbiter Device 1 Device 2 Device 3 Release Line The arbiter senses the request, then it asserts the grant line Copyright c UMaine School of Computing and Information S 13 / 20
17 Daisy Chaining Architecture Issues Priorities Arbiter Device 1 Device 2 Device 3 Release Line If a node (a bus master) receives the grant line, but hasn t requested the bus, it passes it through Copyright c UMaine School of Computing and Information S 13 / 20
18 Daisy Chaining Architecture Issues Priorities Arbiter Device 1 Device 2 Device 3 Release Line When the node requesting the bus gets the grant line, it can start using the bus Copyright c UMaine School of Computing and Information S 13 / 20
19 Daisy Chaining Architecture Issues Priorities Arbiter Device 1 Device 2 Device 3 Release Line When the node is done with the bus, it releases the request line Copyright c UMaine School of Computing and Information S 13 / 20
20 Daisy Chaining Architecture Issues Priorities Arbiter Device 1 Device 2 Device 3 Release Line It then tells the arbiter it s done by raising the release line Copyright c UMaine School of Computing and Information S 13 / 20
21 Daisy Chaining Architecture Issues Priorities Arbiter Device 1 Device 2 Device 3 Release Line The arbiter then drops the grant line Copyright c UMaine School of Computing and Information S 13 / 20
22 Daisy Chaining Architecture Issues Priorities Arbiter Device 1 Device 2 Device 3 Release Line At this point, it s back to the initial state Copyright c UMaine School of Computing and Information S 13 / 20
23 Daisy Chaining Architecture Issues Priorities Arbiter Device 1 Device 2 Device 3 Release Line Now another device can request the bus Copyright c UMaine School of Computing and Information S 13 / 20
24 Daisy Chaining Issues Issues Priorities Arbiter Device 1 Device 2 Device 3 Release Line How do devices know that the bus is busy and they can t take control? Which device most often gets control of the bus? Do you think that s fair? Can one device suffer from starvation never getting any resources? Copyright c UMaine School of Computing and Information S 14 / 20
25 Adding Priorities to Daisy Chaining Issues Priorities Arbiter Device 1 Device 1 Device 2 Device 3 Device 2 Device 3 Highest Priority Can add request and grant lines to create priorities. Devices are assigned priorities and make requests and seek grants of the bus from the lines for their priorities. Can have several priority levels. Device 1 Device 2 Device 3 Lowest Priority The arbiter has to assert the grant line corresponding to the highest priority request line that is asserted. For each priority level, arbitration works the same way for the device. Copyright c UMaine School of Computing and Information S 15 / 20
26 Hidden Arbitration Hidden arbitration In current scheme, arbitration occurs when the bus is available. Data is not sent when arbitration is going on. Less data sent over the bus waste time on arbitration. Hidden arbitration means that arbitration takes place while the bus is being used, so arbitration is hidden from the bus usage. Copyright c UMaine School of Computing and Information S 16 / 20
27 Hidden Arbitration in Daisy Chaining Hidden arbitration Arbiter ACK Device 1 Device 2 Device 3 Bus The device that controls the bus is chosen in the same way as with regular daisy chaining. Copyright c UMaine School of Computing and Information S 17 / 20
28 Hidden Arbitration in Daisy Chaining Hidden arbitration Arbiter ACK Device 1 Device 2 Device 3 Bus The device that controls the bus is chosen in the same way as with regular daisy chaining. When a device takes control of the bus, it asserts an acknowledgment (ACK) line, which is noticed by arbiter Copyright c UMaine School of Computing and Information S 17 / 20
29 Hidden Arbitration in Daisy Chaining Hidden arbitration Arbiter ACK Device 1 Device 2 Device 3 Bus The device that controls the bus is chosen in the same way as with regular daisy chaining. When a device takes control of the bus, it asserts an acknowledgment (ACK) line, which is noticed by arbiter The arbiter then negates the grant line Copyright c UMaine School of Computing and Information S 17 / 20
30 Hidden Arbitration in Daisy Chaining Hidden arbitration Arbiter ACK Device 1 Device 2 Device 3 Bus Once grant line is negated... Copyright c UMaine School of Computing and Information S 18 / 20
31 Hidden Arbitration in Daisy Chaining Arbiter Hidden arbitration ACK Device 1 Device 2 Device 3 Bus Once grant line is negated... Others may request bus... Copyright c UMaine School of Computing and Information S 18 / 20
32 Hidden Arbitration in Daisy Chaining Hidden arbitration Arbiter ACK Device 1 Device 2 Device 3 Bus Once grant line is negated... Others may request bus...and are selected in the usual way Copyright c UMaine School of Computing and Information S 18 / 20
33 Hidden Arbitration in Daisy Chaining Hidden arbitration Arbiter ACK Device 1 Device 2 Device 3 Bus Once grant line is negated... Others may request bus...and are selected in the usual way When the first device is finished, it negates ACK line Copyright c UMaine School of Computing and Information S 18 / 20
34 Hidden Arbitration in Daisy Chaining Hidden arbitration Arbiter ACK Device 1 Device 2 Device 3 Bus Once grant line is negated... Others may request bus...and are selected in the usual way When the first device is finished, it negates ACK line Next device starts using bus as soon as ACK negated Copyright c UMaine School of Computing and Information S 18 / 20
35 Hidden Arbitration in Daisy Chaining Hidden arbitration Arbiter ACK Device 1 Device 2 Device 3 Bus Once grant line is negated... Others may request bus...and are selected in the usual way When the first device is finished, it negates ACK line Next device starts using bus as soon as ACK negated Copyright c UMaine School of Computing and Information S 18 / 20
36 Chain The arbiter is replaced with an asserted grant line. Add a busy line to show when bus is busy and cannot change grant line. Take control of bus as with centralized daisy chain (with addition of busy line). Copyright c UMaine School of Computing and Information S 19 / 20
37 Decentralized 1 Busy Line Device 1 Device 2 Device 3 Bus Initially, grant line passed throughout chain Copyright c UMaine School of Computing and Information S 20 / 20
38 Decentralized 1 Busy Line Device 1 Device 2 Device 3 Bus When device wants bus and busy negated, negate grant line, assert busy Copyright c UMaine School of Computing and Information S 20 / 20
39 Decentralized 1 Busy Line Device 1 Device 2 Device 3 Bus Takes control of bus Copyright c UMaine School of Computing and Information S 20 / 20
40 Decentralized 1 Busy Line Device 1 Device 2 Device 3 Bus If another wants bus, senses busy, waits Copyright c UMaine School of Computing and Information S 20 / 20
41 Decentralized 1 Busy Line Device 1 Device 2 Device 3 Bus When finished, negates busy Copyright c UMaine School of Computing and Information S 20 / 20
42 Decentralized 1 Busy Line Device 1 Device 2 Device 3 Bus Device wanting bus now notices busy negated, asserts it and negates grant downstream Copyright c UMaine School of Computing and Information S 20 / 20
43 Decentralized 1 Busy Line Device 1 Device 2 Device 3 Bus Device begins using bus Copyright c UMaine School of Computing and Information S 20 / 20
Bus System. Bus Lines. Bus Systems. Chapter 8. Common connection between the CPU, the memory, and the peripheral devices.
Bus System Chapter 8 CSc 314 T W Bennet Mississippi College 1 CSc 314 T W Bennet Mississippi College 3 Bus Systems Common connection between the CPU, the memory, and the peripheral devices. One device
Dr e v prasad Dt
Dr e v prasad Dt. 12.10.17 Contents Characteristics of Multiprocessors Interconnection Structures Inter Processor Arbitration Inter Processor communication and synchronization Cache Coherence Introduction
6 Direct Memory Access (DMA)
1 License: http://creativecommons.org/licenses/by-nc-nd/3.0/ 6 Direct Access (DMA) DMA technique is used to transfer large volumes of data between I/O interfaces and the memory. Example: Disk drive controllers,
Introduction to Embedded System I/O Architectures
Introduction to Embedded System I/O Architectures 1 I/O terminology Synchronous / Iso-synchronous / Asynchronous Serial vs. Parallel Input/Output/Input-Output devices Full-duplex/ Half-duplex 2 Synchronous
Eastern Mediterranean University School of Computing and Technology INPUT / OUTPUT
Eastern Mediterranean University School of Computing and Technology ITEC255 Computer Organization & Architecture INPUT / OUTPUT Introduction Computer system s I/O architecture is its interface to outside
INPUT/OUTPUT ORGANIZATION
INPUT/OUTPUT ORGANIZATION Accessing I/O Devices I/O interface Input/output mechanism Memory-mapped I/O Programmed I/O Interrupts Direct Memory Access Buses Synchronous Bus Asynchronous Bus I/O in CO and
Accessing I/O Devices Interface to CPU and Memory Interface to one or more peripherals Generic Model of IO Module Interface for an IO Device: CPU checks I/O module device status I/O module returns status
SEMICON Solutions. Bus Structure. Created by: Duong Dang Date: 20 th Oct,2010
SEMICON Solutions Bus Structure Created by: Duong Dang Date: 20 th Oct,2010 Introduction Buses are the simplest and most widely used interconnection networks A number of modules is connected via a single
Input/Output Problems. External Devices. Input/Output Module. I/O Steps. I/O Module Function Computer Architecture
168 420 Computer Architecture Chapter 6 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats All slower than CPU
INPUT/OUTPUT ORGANIZATION
INPUT/OUTPUT ORGANIZATION Accessing I/O Devices I/O interface Input/output mechanism Memory-mapped I/O Programmed I/O Interrupts Direct Memory Access Buses Synchronous Bus Asynchronous Bus I/O in CO and
Buses. Maurizio Palesi. Maurizio Palesi 1
Buses Maurizio Palesi Maurizio Palesi 1 Introduction Buses are the simplest and most widely used interconnection networks A number of modules is connected via a single shared channel Microcontroller Microcontroller
Unit 3 and Unit 4: Chapter 4 INPUT/OUTPUT ORGANIZATION
Unit 3 and Unit 4: Chapter 4 INPUT/OUTPUT ORGANIZATION Introduction A general purpose computer should have the ability to exchange information with a wide range of devices in varying environments. Computers
CS152 Computer Architecture and Engineering Lecture 20: Busses and OS s Responsibilities. Recap: IO Benchmarks and I/O Devices
CS152 Computer Architecture and Engineering Lecture 20: ses and OS s Responsibilities April 7, 1995 Dave Patterson (patterson@cs) and Shing Kong (shing.kong@eng.sun.com) Slides available on http://http.cs.berkeley.edu/~patterson
Interfacing. Introduction. Introduction Addressing Interrupt DMA Arbitration Advanced communication architectures. Vahid, Givargis
Interfacing Introduction Addressing Interrupt DMA Arbitration Advanced communication architectures Vahid, Givargis Introduction Embedded system functionality aspects Processing Transformation of data Implemented
Chapter 4. MARIE: An Introduction to a Simple Computer. Chapter 4 Objectives. 4.1 Introduction. 4.2 CPU Basics
Chapter 4 Objectives Learn the components common to every modern computer system. Chapter 4 MARIE: An Introduction to a Simple Computer Be able to explain how each component contributes to program execution.
Buses. Disks PCI RDRAM RDRAM LAN. Some slides adapted from lecture by David Culler. Pentium 4 Processor. Memory Controller Hub.
es > 100 MB/sec Pentium 4 Processor L1 and L2 caches Some slides adapted from lecture by David Culler 3.2 GB/sec Display Memory Controller Hub RDRAM RDRAM Dual Ultra ATA/100 24 Mbit/sec Disks LAN I/O Controller
Chapter 6. I/O issues
Computer Architectures Chapter 6 I/O issues Tien-Fu Chen National Chung Cheng Univ Chap6 - Input / Output Issues I/O organization issue- CPU-memory bus, I/O bus width A/D multiplex Split transaction Synchronous
ECE 485/585 Microprocessor System Design
Microprocessor System Design Lecture 15: Bus Fundamentals Zeshan Chishti Electrical and Computer Engineering Dept. Maseeh College of Engineering and Computer Science Source: Lecture based on materials
Lecture 13. Storage, Network and Other Peripherals
Lecture 13 Storage, Network and Other Peripherals 1 I/O Systems Processor interrupts Cache Processor & I/O Communication Memory - I/O Bus Main Memory I/O Controller I/O Controller I/O Controller Disk Disk
Lecture 5: Computer Organization Instruction Execution. Computer Organization Block Diagram. Components. General Purpose Registers.
Lecture 5: Computer Organization Instruction Execution Computer Organization Addressing Buses Fetch-Execute Cycle Computer Organization CPU Control Unit U Input Output Memory Components Control Unit fetches
Organisasi Sistem Komputer
LOGO Organisasi Sistem Komputer OSK 5 Input Output 1 1 PT. Elektronika FT UNY Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats
Where We Are in This Course Right Now. ECE 152 Introduction to Computer Architecture Input/Output (I/O) Copyright 2012 Daniel J. Sorin Duke University
Introduction to Computer Architecture Input/Output () Copyright 2012 Daniel J. Sorin Duke University Slides are derived from work by Amir Roth (Penn) Spring 2012 Where We Are in This Course Right Now So
Top-Level View of Computer Organization
Top-Level View of Computer Organization Bởi: Hoang Lan Nguyen Computer Component Contemporary computer designs are based on concepts developed by John von Neumann at the Institute for Advanced Studies
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7.
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 1 Introduction Electrical Considerations Data Transfer
Modes of Transfer. Interface. Data Register. Status Register. F= Flag Bit. Fig. (1) Data transfer from I/O to CPU
Modes of Transfer Data transfer to and from peripherals may be handled in one of three possible modes: A. Programmed I/O B. Interrupt-initiated I/O C. Direct memory access (DMA) A) Programmed I/O Programmed
Synchronous Bus. Bus Topics
Bus Topics You should be familiar by now with the basic operation of the MPC823 bus. In this section, we will discuss alternative bus structures and advanced bus operation. Synchronization styles Arbitration:
Chapter 8. A Typical collection of I/O devices. Interrupts. Processor. Cache. Memory I/O bus. I/O controller I/O I/O. Main memory.
Chapter 8 1 A Typical collection of I/O devices Interrupts Cache I/O bus Main memory I/O controller I/O controller I/O controller Disk Disk Graphics output Network 2 1 Interfacing s and Peripherals I/O
Babbage Analytical Machine
Von Neumann Machine Babbage Analytical Machine The basis of modern computers is proposed by a professor of mathematics at Cambridge University named Charles Babbage (1972-1871). He has invented a mechanical
Chapter 3. Top Level View of Computer Function and Interconnection. Yonsei University
Chapter 3 Top Level View of Computer Function and Interconnection Contents Computer Components Computer Function Interconnection Structures Bus Interconnection PCI 3-2 Program Concept Computer components
Generic Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals
William Stallings Computer Organization and Architecture 7 th Edition Chapter 7 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In
Design with Microprocessors
Design with Microprocessors Year III Computer Sci. English 1-st Semester Lecture 14: 8086/8088-BASED MULTIPROCESSOR SYSTEMS 8086 in maximum mode (#MX=0) 8288 Command Decode Definition 8086 in maximum mode
ECE 551 System on Chip Design
ECE 551 System on Chip Design Introducing Bus Communications Garrett S. Rose Fall 2018 Emerging Applications Requirements Data Flow vs. Processing µp µp Mem Bus DRAMC Core 2 Core N Main Bus µp Core 1 SoCs
Homework & Announcements
Homework & nnouncements New schedule on line. Reading: Chapter 18 Homework: Exercises at end Due: 11/1 Copyright c 2002 2017 UMaine School of Computing and Information S 1 / 25 COS 140: Foundations of
Embedded Busses. Large semiconductor. Core vendors. Interconnect IP vendors. STBUS (STMicroelectronics) Many others!
Embedded Busses Large semiconductor ( IBM ) CoreConnect STBUS (STMicroelectronics) Core vendors (. Ltd AMBA (ARM Interconnect IP vendors ( Palmchip ) CoreFrame ( Silicore ) WishBone ( Sonics ) SiliconBackPlane
HANDLING MULTIPLE DEVICES
HANDLING MULTIPLE DEVICES Let us now consider the situation where a number of devices capable of initiating interrupts are connected to the processor. Because these devices are operationally independent,
I/O Organization John D. Carpinelli, All Rights Reserved 1
I/O Organization 1997 John D. Carpinelli, All Rights Reserved 1 Outline I/O interfacing Asynchronous data transfer Interrupt driven I/O DMA transfers I/O processors Serial communications 1997 John D. Carpinelli,
SAMBA-BUS: A HIGH PERFORMANCE BUS ARCHITECTURE FOR SYSTEM-ON-CHIPS Λ. Ruibing Lu and Cheng-Kok Koh
BUS: A HIGH PERFORMANCE BUS ARCHITECTURE FOR SYSTEM-ON-CHIPS Λ Ruibing Lu and Cheng-Kok Koh School of Electrical and Computer Engineering Purdue University, West Lafayette, IN 797- flur,chengkokg@ecn.purdue.edu
EE414 Embedded Systems. Ch 6. Interfacing. Part 4/4: DMA & Arbitration
EE414 Embedded Systems Ch 6. Interfacing Part 4/4: DMA & Arbitration Byung Kook Kim School of Electrical Engineering Korea Advanced Institute of Science and Technology Overview Part D. DMA and Arbitration
1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals.
1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals. A typical communication link between the processor and
2. System Interconnect Fabric for Memory-Mapped Interfaces
2. System Interconnect Fabric for Memory-Mapped Interfaces QII54003-8.1.0 Introduction The system interconnect fabric for memory-mapped interfaces is a high-bandwidth interconnect structure for connecting
COS 140: Foundations of Computer Science
COS 140: Foundations of Computer Science CPU Organization and Assembly Language Fall 2018 CPU 3 Components of the CPU..................................................... 4 Registers................................................................
Unit 1. Chapter 3 Top Level View of Computer Function and Interconnection
Unit 1 Chapter 3 Top Level View of Computer Function and Interconnection Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given correct control signals
Design a system that accept data from each independent processor and arbitrate which one is granted access to memory at any one time.
BUS ARBITER: It is desired that more than one independent processor in system further requirement is that they require access to same set of system resources for ex memory size is 64 KB and require a single
The von Neuman architecture characteristics are: Data and Instruction in same memory, memory contents addressable by location, execution in sequence.
CS 320 Ch. 3 The von Neuman architecture characteristics are: Data and Instruction in same memory, memory contents addressable by location, execution in sequence. The CPU consists of an instruction interpreter,
Introduction to Input and Output
Introduction to Input and Output The I/O subsystem provides the mechanism for communication between the CPU and the outside world (I/O devices). Design factors: I/O device characteristics (input, output,
The D igital Digital Logic Level Chapter 3 1
The Digital Logic Level Chapter 3 1 Gates and Boolean Algebra (1) (a) A transistor inverter. (b) A NAND gate. (c) A NOR gate. 2 Gates and Boolean Algebra (2) The symbols and functional behavior for the
COSC 243. Input / Output. Lecture 13 Input/Output. COSC 243 (Computer Architecture)
COSC 243 Input / Output 1 Introduction This Lecture Source: Chapter 7 (10 th edition) Next Lecture (until end of semester) Zhiyi Huang on Operating Systems 2 Memory RAM Random Access Memory Read / write
SSC - Concurrency and Multi-threading Advanced topics about liveness
SSC - Concurrency and Multi-threading Advanced topics about liveness Shan He School for Computational Science University of Birmingham Module 06-19321: SSC Outline Outline of Topics Review what we learned
Computer Organization ECE514. Chapter 5 Input/Output (9hrs)
Computer Organization ECE514 Chapter 5 Input/Output (9hrs) Learning Outcomes Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge
INPUT/OUTPUT DEVICES Dr. Bill Yi Santa Clara University
INPUT/OUTPUT DEVICES Dr. Bill Yi Santa Clara University (Based on text: David A. Patterson & John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3 rd Ed., Morgan Kaufmann,
Chapter 3 - Top Level View of Computer Function
Chapter 3 - Top Level View of Computer Function Luis Tarrataca luis.tarrataca@gmail.com CEFET-RJ L. Tarrataca Chapter 3 - Top Level View 1 / 127 Table of Contents I 1 Introduction 2 Computer Components
Embedded Systems 1: On Chip Bus
October 2016 Embedded Systems 1: On Chip Bus Davide Zoni PhD email: davide.zoni@polimi.it webpage: home.deib.polimi.it/zoni Additional Material and Reference Book 2 Reference Book Chapter Principles and
Programmed I/O Interrupt-Driven I/O Direct Memory Access (DMA) I/O Processors. 10/12/2017 Input/Output Systems and Peripheral Devices (02-2)
Programmed I/O Interrupt-Driven I/O Direct Memory Access (DMA) I/O Processors 1 Principle of Interrupt-Driven I/O Multiple-Interrupt Systems Priority Interrupt Systems Parallel Priority Interrupts Daisy-Chain
Embedded Systems: Hardware Components (part II) Todor Stefanov
Embedded Systems: Hardware Components (part II) Todor Stefanov Leiden Embedded Research Center, Leiden Institute of Advanced Computer Science Leiden University, The Netherlands Outline Generic Embedded
Interconnection Structures. Patrick Happ Raul Queiroz Feitosa
Interconnection Structures Patrick Happ Raul Queiroz Feitosa Objective To present key issues that affect interconnection design. Interconnection Structures 2 Outline Introduction Computer Busses Bus Types
Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses
Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 1 Most of the integrated I/O subsystems are connected to the
3. Controtlto specify the mode of transfer such as read or write 4. A control to start the DMA transfer
DMA Controller The DMA controller needs the usual circuits of an interface to communicate the CPU and 10 device. In addition, it needs an address register, a word count register, and a set of address lines.
Administrivia. CMSC 411 Computer Systems Architecture Lecture 19 Storage Systems, cont. Disks (cont.) Disks - review
Administrivia CMSC 411 Computer Systems Architecture Lecture 19 Storage Systems, cont. Homework #4 due Thursday answers posted soon after Exam #2 on Thursday, April 24 on memory hierarchy (Unit 4) and
Distributed Synchronization. EECS 591 Farnam Jahanian University of Michigan
Distributed Synchronization EECS 591 Farnam Jahanian University of Michigan Reading List Tanenbaum Chapter 5.1, 5.4 and 5.5 Clock Synchronization Distributed Election Mutual Exclusion Clock Synchronization
EEL 4744C: Microprocessor Applications. Lecture 7. Part 1. Interrupt. Dr. Tao Li 1
EEL 4744C: Microprocessor Applications Lecture 7 Part 1 Interrupt Dr. Tao Li 1 M&M: Chapter 8 Or Reading Assignment Software and Hardware Engineering (new version): Chapter 12 Dr. Tao Li 2 Interrupt An
Reading Assignment. Interrupt. Interrupt. Interrupt. EEL 4744C: Microprocessor Applications. Lecture 7. Part 1
Reading Assignment EEL 4744C: Microprocessor Applications Lecture 7 M&M: Chapter 8 Or Software and Hardware Engineering (new version): Chapter 12 Part 1 Interrupt Dr. Tao Li 1 Dr. Tao Li 2 Interrupt An
INPUT-OUTPUT ORGANIZATION
INPUT-OUTPUT ORGANIZATION Peripheral Devices: The Input / output organization of computer depends upon the size of computer and the peripherals connected to it. The I/O Subsystem of the computer, provides
VME64M VME64 MASTER CONTROLLER. Version 1.1
Datasheet VME64M VME64 MASTER CONTROLLER Version 1.1 INICORE INC. 5600 Mowry School Road Suite 180 Newark, CA 94560 t: 510 445 1529 f: 510 656 0995 e: info@inicore.com www.inicore.com C O P Y R I G H T
lecture 21 Input / Output (I/O) 3 - system bus and memory (lectures revisited) - system bus and interrupts - exceptions (lecture 12 revisited)
lecture 21 Input / Output (I/O) 3 - system bus and memory (lectures 16-18 revisited) - system bus and interrupts - exceptions (lecture 12 revisited) Wed. March 3, 2016 Let's review what happens when there
Computer Systems Organization
The IAS (von Neumann) Machine Computer Systems Organization Input Output Equipment Stored Program concept Main memory storing programs and data ALU operating on binary data Control unit interpreting instructions
Real-time operating systems and scheduling
Real-time operating systems and scheduling Problem 21 Consider a real-time operating system (OS) that has a built-in preemptive scheduler. Each task has a unique priority and the lower the priority id,
Lecture #9-10: Communication Methods
Lecture #9-10: Communication Methods Kunle EE183 February 10, 2003 Lab Issues Lab 2 Writeup is due tonight at Midnight Lab 3 Questions? The starter is available on the web ASM183 Modelsim Verilog simulation
CPE/EE 421/521 Fall 2004 Chapter 4 The CPU Hardware Model. Dr. Rhonda Kay Gaede UAH. The CPU Hardware Model - Overview
CPE/EE 421/521 Fall 2004 Chapter 4 The 68000 CPU Hardware Model Dr. Rhonda Kay Gaede UAH Fall 2004 1 The 68000 CPU Hardware Model - Overview 68000 interface Timing diagram Minimal configuration using the
Redacted for Privacy
AN ABSTRACT OF THE THESIS OF Harish Chandra B. Nayak for the degree of Master of Science in Electrical and Computer Engineering presented on August 7. 1989 Title : Design Strategies for the Interface of
The CoreConnect Bus Architecture
The CoreConnect Bus Architecture Recent advances in silicon densities now allow for the integration of numerous functions onto a single silicon chip. With this increased density, peripherals formerly attached
Input/Output Introduction
Input/Output 1 Introduction Motivation Performance metrics Processor interface issues Buses 2 Page 1 Motivation CPU Performance: 60% per year I/O system performance limited by mechanical delays (e.g.,
Introduction. Motivation Performance metrics Processor interface issues Buses
Input/Output 1 Introduction Motivation Performance metrics Processor interface issues Buses 2 Motivation CPU Performance: 60% per year I/O system performance limited by mechanical delays (e.g., disk I/O)
8. Interfacing Processors and Peripherals
8. Interfacing Processors and Peripherals Revisions Date March 23, 2003 March 31, 2003 Changes More details on synchronous buses have been added to section 8.4 Details and more diagrams in the section
A+3 A+2 A+1 A. The data bus 16-bit mode is shown in the figure below: msb. Figure bit wide data on 16-bit mode data bus
3 BUS INTERFACE The ETRAX 100 bus interface has a 32/16-bit data bus, a 25-bit address bus, and six internally decoded chip select outputs. Six additional chip select outputs are multiplexed with other
EE108B Lecture 17 I/O Buses and Interfacing to CPU. Christos Kozyrakis Stanford University
EE108B Lecture 17 I/O Buses and Interfacing to CPU Christos Kozyrakis Stanford University http://eeclass.stanford.edu/ee108b 1 Announcements Remaining deliverables PA2.2. today HW4 on 3/13 Lab4 on 3/19
Device-Functionality Progression
Chapter 12: I/O Systems I/O Hardware I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Incredible variety of I/O devices Common concepts Port
Chapter 12: I/O Systems. I/O Hardware
Chapter 12: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations I/O Hardware Incredible variety of I/O devices Common concepts Port
Simultaneous Multi-Mastering with the Avalon Bus
Simultaneous Multi-Mastering with the Avalon Bus April 2002, ver. 1.1 Application Note 184 Introduction The Excalibur Development Kit, featuring the Nios embedded processor version 2.1 supports an enhanced
Unit DMA CONTROLLER 8257
DMA CONTROLLER 8257 In microprocessor based system, data transfer can be controlled by either software or hardware. To transfer data microprocessor has to do the following tasks: Fetch the instruction
ECE468 Computer Organization and Architecture. OS s Responsibilities
ECE468 Computer Organization and Architecture OS s Responsibilities ECE4680 buses.1 April 5, 2003 Recap: Summary of Bus Options: Option High performance Low cost Bus width Separate address Multiplex address
Lecture 13 Input/Output (I/O) Systems (chapter 13)
Bilkent University Department of Computer Engineering CS342 Operating Systems Lecture 13 Input/Output (I/O) Systems (chapter 13) Dr. İbrahim Körpeoğlu http://www.cs.bilkent.edu.tr/~korpe 1 References The
CHAPTER 6 FPGA IMPLEMENTATION OF ARBITERS ALGORITHM FOR NETWORK-ON-CHIP
133 CHAPTER 6 FPGA IMPLEMENTATION OF ARBITERS ALGORITHM FOR NETWORK-ON-CHIP 6.1 INTRODUCTION As the era of a billion transistors on a one chip approaches, a lot of Processing Elements (PEs) could be located
Digital Logic Level. Buses PCI (..continued) PTE MIK MIT
Digital Logic Level Buses PCI (..continued) varady.geza@mik.pte.hu PTE MIK MIT PCI - arbitration REQ# GNT# REQ# GNT# PCI arbiter REQ# GNT# The PCI bus has to be acquired before use by the devices PCI uses
Computer Architecture CS 355 Busses & I/O System
Computer Architecture CS 355 Busses & I/O System Text: Computer Organization & Design, Patterson & Hennessy Chapter 6.5-6.6 Objectives: During this class the student shall learn to: Describe the two basic
Ref: Chap 12. Secondary Storage and I/O Systems. Applied Operating System Concepts 12.1
Ref: Chap 12 Secondary Storage and I/O Systems Applied Operating System Concepts 12.1 Part 1 - Secondary Storage Secondary storage typically: is anything that is outside of primary memory does not permit
Computer Systems Assignment 4: Scheduling and I/O
Autumn Term 018 Distributed Computing Computer Systems Assignment : Scheduling and I/O Assigned on: October 19, 018 1 Scheduling The following table describes tasks to be scheduled. The table contains
Design of an AMBA AHB Reconfigurable Arbiter for On-chip Bus Architecture
Design of an AMBA AHB Reconfigurable Arbiter for On-chip Bus Architecture Pravin S. Shete 1, Dr. Shruti Oza 2 1 Research Fellow, Electronics Department, BVDU College of Engineering, Pune, India. 2 Department
A MULTIPROCESSOR SYSTEM. Mariam A. Salih
A MULTIPROCESSOR SYSTEM Mariam A. Salih Multiprocessors classification. interconnection networks (INs) Mode of Operation Control Strategy switching techniques Topology BUS-BASED DYNAMIC INTERCONNECTION
A Basic Snooping-Based Multi-Processor Implementation
Lecture 15: A Basic Snooping-Based Multi-Processor Implementation Parallel Computer Architecture and Programming CMU 15-418/15-618, Spring 2015 Tunes Pushing On (Oliver $ & Jimi Jules) Time for the second
Module 12: I/O Systems
Module 12: I/O Systems I/O hardwared Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Performance 12.1 I/O Hardware Incredible variety of I/O devices Common
Microprocessors & Interfacing
Lecture Overview Microprocessors & Interfacing Interrupts (I) Lecturer : Dr. Annie Guo Introduction to Interrupts Interrupt system specifications Multiple sources of interrupts Interrupt priorities Interrupts
Module 3. Embedded Systems I/O. Version 2 EE IIT, Kharagpur 1
Module 3 Embedded Systems I/O Version 2 EE IIT, Kharagpur 1 Lesson 15 Interrupts Version 2 EE IIT, Kharagpur 2 Instructional Objectives After going through this lesson the student would learn Interrupts
Bus Example: Pentium II
Peripheral Component Interconnect (PCI) Conventional PCI, often shortened to PCI, is a local computer bus for attaching hardware devices in a computer. PCI stands for Peripheral Component Interconnect
Interrupts (I) Lecturer: Sri Notes by Annie Guo. Week8 1
Interrupts (I) Lecturer: Sri Notes by Annie Guo Week8 1 Lecture overview Introduction to Interrupts Interrupt system specifications Multiple Sources of Interrupts Interrupt Priorities Interrupts in AVR
APPLICATION NOTE PACE P1754 PIC SYSTEM TEST
APPLICATION NOTE PACE P1754 PIC SYSTEM TEST The PACE1754 PIC chip provides the system designer with a system test which may be run at power-up if enabled. This test is very useful for establishing the
This page intentionally left blank
This page intentionally left blank 216 THE DIGITAL LOGIC LEVEL CHAP. 3 and in 1995, 2.1 came out. 2.2 has features for mobile computers (mostly for saving battery power). The bus runs at up to 66 MHz and
COMP I/O, interrupts, exceptions April 3, 2016
In this lecture, I will elaborate on some of the details of the past few weeks, and attempt to pull some threads together. System Bus and Memory (cache, RAM, HDD) We first return to an topic we discussed
Interrupt/Timer/DMA 1
Interrupt/Timer/DMA 1 Exception An exception is any condition that needs to halt normal execution of the instructions Examples - Reset - HWI - SWI 2 Interrupt Hardware interrupt Software interrupt Trap
Reading and References. Input / Output. Why Input and Output? A typical organization. CSE 410, Spring 2004 Computer Systems
Reading and References Input / Output Reading» Section 8.1-8.5, Computer Organization and Design, Patterson and Hennessy CSE 410, Spring 2004 Computer Systems http://www.cs.washington.edu/education/courses/410/04sp/
INTERFACING THE ISCC TO THE AND 8086
APPLICATION NOTE INTERFACING THE ISCC TO THE 68 AND 886 INTRODUCTION The ISCC uses its flexible bus to interface with a variety of microprocessors and microcontrollers; included are the 68 and 886. The