Multicore and MIPS: Creating the next generation of SoCs. Jim Whittaker EVP MIPS Business Unit
|
|
- Branden Daniel
- 5 years ago
- Views:
Transcription
1 Multicore and MIPS: Creating the next generation of SoCs Jim Whittaker EVP MIPS Business Unit
2 Many new opportunities Wearables Home wireless for everything Automation & Robotics ADAS and intelligent transport IoT/IoE Health Energy Agriculture Big data & analytics Flexible CPU & heterogeneous processing key to catch the next wave Imagination Technologies Multicore Keynote Sept
3 Imagination s IP portfolio Everything needed to create connected SoC solutions FlowCloud Connectivity Ensigma Communications Processors MIPS General Processors PowerVR Graphics & GPU Compute Processors PowerVR Video & Vision Processors Unified Memory Each IP core is a class leader - when used with any other processors Lowest power - Smallest silicon area Open and customer - centric business model Imagination Technologies Multicore Keynote Sept
4 Why Multicore Number of transistors on a chip far exceeds the number we can use to increase single thread performance Methods used to increase single thread performance result in reduced power efficiency Workload dictates the optimum balance of compute resources Optimised hardware for specific tasks improve performance/power Imagination Technologies Multicore Keynote Sept
5 Momentum - MIPS CPUs Already deployed across the spectrum 32-bit embedded microcontrollers 64-bit advanced networking processors and everything in-between! Imagination Technologies Multicore Keynote Sept
6 MIPS is strong and growing Delivering the architecture Delivering the IP cores Building up the ecosystem Revolutionising security >5B MIPS CPUs shipped Up to 40% smaller than competitors Industry s leading CoreMark performance 64bit CPU IP shipping in volume for 20 years Delivering the most compelling alternative for 64/32bit CPU IP Imagination Technologies Multicore Keynote Sept
7 Now And now the next phase begins I6400: not just the next MIPS CPU core the next era of CPU IP Warrior Series5P MIPS r5 32-bit Aptiv proaptiv interaptiv microaptiv P5600 Warrior Series5M MIPS r5 32-bit M5150 MPU with MMU M5100 MCU Warrior Series6I MIPS r6 64/32-bit I6400 Imagination Technologies Multicore Keynote Sept
8 I6400: Broad feature set for a wide range of applications Automotive/ Embedded DTV/STB Mobile Enterprise SMT, Virtualization, SIMD, Heterogeneous MC, ECC SMT, Virtualization, SIMD, MC 64-bit, SMT, Virtualization, SIMD, Heterogeneous MC 64-bit, SMT, MC, Multi-Cluster, Virtualization, ECC Broadest set of applications ever addressed by a single MIPS core family Imagination Technologies Multicore Keynote Sept
9 I6400 A MIPS64 AND MIPS32 processor MIPS64 MIPS32 Instructions dealing with 64-bit data MIPS64 Is MIPS32, plus instructions for 64-bit data types Runs MIPS32 software without mode switching MIPS64/32 Release 6 Streamlining a highly efficient architecture Modernization of architecture through: Additional instructions for enhanced execution on modern software workloads = JITs, VMs, PIC, etc. commonly found in Javascript, Browsers, abstracted compiler technologies (i.e. LLVM) MIPS: the ultimate 64/32-bit architecture
10 I6400 Multi-threading A powerful differentiator among IP cores Why MT? A path to higher performance, and higher efficiency 30%-50% higher performance for 10% increase in cluster area* Ex. CoreMark, DMIPS, SPECint2000 Decades of multi-threading expertise in MIPS and Imagination Easy to use programming model is same as multi-core A thread looks like a core to standard SMP OSs Simultaneous multi-threading (SMT) execution Multiple threads execute in a given pipeline stage per cycle, or Superscalar execution on a single thread Thread execution can switch dynamically per cycle * Preliminary performance benefit on popular benchmarks for adding a 2 nd thread in I6400 processor, with silicon area cost Thread 1 I6400 Thread 2 Thread 3 Hardware Scheduler Thread 4 Instruction Queues Execution Queues Imagination Technologies Multicore Keynote Sept
11 MIPS64 I hardware virtualization highlights Rich set of Trusted Execution Environment features and benefits Secure Root is the secure hypervisor/kernel Guest access rights controlled by Root Full VZ using Root/Guest TLB Scalable Supports up to 15 Guests (OS and/or Apps) SoC virtualization support Virtualized GIC (interrupt controller) and IOMMU Bus transactions to other IP include Guest ID Benefits Ease of use - no modification required to Guest OS Reliability corrupted/crashed OS1 cannot affect OS2 Performance intelligent resource allocation Security multi-domain support in hardware Secure/non-Secure OS/Apps App OS1 App App App OS2 Hypervisor/Secure Kernel MIPS core App Guests Root Imagination Technologies Multicore Keynote Sept
12 MIPS64 I6400 base core microarchitecture Optimized for efficiency and maximizing pipeline utilization Optional L1 Instr Cache (32-64 KB, 4 way) Branch Predict BHT, JRC, RPS Execution Pipes MDU Pipe ALU Pipe Snoop Trace Bus Interface Unit Instruction Fetch Unit ALU Pipe EJTAG MCP I/F (128-bit to CM) Thread1 Thread2 Thread3 Thread4 TAP Instruction Issue Unit MT SIMD Integer and SP/DP FPU Graduation Unit Power Mgmt Unit (PMU) Branch Pipe Branch Resolution and Store Data Pipe Mem Mgmt Unit 4-entry I & D utlbs per VC 64/96 Entry VTLB 512 Entry FTLB Memory Pipe Load/ Store Address L1 Data Cache (32-64 KB, 4 way) Dual-issue In-Order design with MT Compact, balanced 9-stage pipeline Dual issue 128b SIMD (Int, SP/DP FPU) IEEE compliant FPU Instruction bonding on integer, FP ops Doubles throughput on memcopies Instruction and Data L1 caches w/ ECC 64 byte cache lines Advanced Branch Prediction Low latency 128b core:cm interface On Chip Trace I/F Debug Off-chip Trace I/F
13 MIPS64 I6400 multi-core features Leverages new coherency architecture GCRs Custom GCRs Global Interrupt Controller (GIC) Cluster Power Controller (CPC) Trace Funnel Core 0 Low Power High Performance Core 1 Core 3 Coherency Mgr. with L2$ (Directory-based) Core 4 Core 5 Core 2 IOCU 0 IOCU 1 IO Subsystem 128 bits ACE/AXI4 To System 128 bits 256 bits Coherent cluster, up to 6 cores Directory-based coherency improves power, performance and scalability PowerGearing for MIPS Virtualized GIC and IOMMUs Integrated L2 Cache (L2$) 512KB 8MB (16-way) with ECC Low L2$ hit latencies HW prefetch lowers latency to memory AXI4 -> ACE System Interface Multi-cluster, heterogeneous scalability Imagination Technologies Multicore Keynote Sept
14 Building systems:- Threads, cores and clusters 1 Thread Core 2-4 Thread Core 2-6 Core Cluster 2-64 Cluster Node Imagination Technologies Multicore Keynote Sept
15 Building systems:- Threads, cores and clusters 1 Thread Core 2-4 Thread Core 2-6 Core Cluster 2-64 Cluster Node SoC Fabric Wide range of CPU configurations Hardware virtualization based security PowerGearing power management Imagination Technologies Multicore Keynote Sept
16 Flexible configuration for flexible needs Hardware multi-threading 30%-50% more performance for 10% more area Multi-core Mix of cores/configurations Multi-cluster Mix of heterogeneous CPU clusters Embedded Consumer/STB Mobile Server Storage Dataplane Imagination Technologies Multicore Keynote Sept
17 It s not just CPUs true heterogeneous processing Single Thread Multi- Thread Core Multi-Core CPU Cluster Multi-Core GPU Cluster Imagination Technologies Multicore Keynote Sept
18 IP Platforms: Heterogeneous Network Processors MIPS leads the way in security, hardware multi-threading, coherency and efficiency Ensigma NPU 10/40/100Gbps Offload MIPS Coherent Multicore Cluster Ensigma NPU Crypto Offload Terabit Coherent Fabric MIPS Coherent Multicore Cluster Customer Differentiating System IP PowerVR Multicore GPU Compute Unified Memory Up to 40% better processor area for multi-core Comprehensive support for hardware multi-threading Coherency across thread, core, cluster Imagination Technologies Multicore Keynote Sept
19 IP Platforms: Heterogeneous IoT Device Processors High end feature set for deeply embedded = scales perfectly from high end Ensigma RPU BT Smart Low Power Wi-Fi Customer Differentiating System IP SoC Fabric MIPS M-Class MCU On-chip Flash On-chip RAM Hardware Virtualization Tightly integrated, low power communications Class-leading single thread performance Imagination Technologies Multicore Keynote Sept
20 Conclusions Multicore is not just about multiple cores Threads, cores and clusters and not just CPUs The application space is getting wider Flexible cluster configuration for power management and burst performance needs many options MIPS Series6 Warrior cores deliver a compelling alternative for multi thread/core/cluster CPU IP Not just for CPUs, but for heterogeneous SoCs Imagination Technologies Multicore Keynote Sept
21 Multicore and MIPS: Creating the next generation of SoCs Jim Whittaker EVP MIPS Business Unit
Half Year Results FY th December,
Half Year Results FY15 16 th December, 2014 www.imgtec.com Agenda Welcome and Introduction Geoff Shingles, Chairman Financial Results Richard Smith, CFO Business & Technology Update Hossein Yassaie, CEO
More informationChapter 5. Introduction ARM Cortex series
Chapter 5 Introduction ARM Cortex series 5.1 ARM Cortex series variants 5.2 ARM Cortex A series 5.3 ARM Cortex R series 5.4 ARM Cortex M series 5.5 Comparison of Cortex M series with 8/16 bit MCUs 51 5.1
More informationHome Gateway: the next battle ground. Majid Bemanian Security & Networking Marketing
Home Gateway: the next battle ground Majid Bemanian Security & Networking Marketing www.imgtec.com Home Gateway in Transition The next battleground Fast changing consumer demands solutions that allow operators
More informationKeyStone II. CorePac Overview
KeyStone II ARM Cortex A15 CorePac Overview ARM A15 CorePac in KeyStone II Standard ARM Cortex A15 MPCore processor Cortex A15 MPCore version r2p2 Quad core, dual core, and single core variants 4096kB
More informationEach Milliwatt Matters
Each Milliwatt Matters Ultra High Efficiency Application Processors Govind Wathan Product Manager, CPG ARM Tech Symposia China 2015 November 2015 Ultra High Efficiency Processors Used in Diverse Markets
More informationGrowth outside Cell Phone Applications
ARM Introduction Growth outside Cell Phone Applications ~1B units shipped into non-mobile applications Embedded segment now accounts for 13% of ARM shipments Automotive, microcontroller and smartcards
More informationSecurity for Secure IoT: Advanced Architectures for IoT Gateways. Simon Forrest Director of Segment Marketing, Consumer Electronics
Security for Secure IoT: Advanced Architectures for IoT Gateways Simon Forrest Director of Segment Marketing, Consumer Electronics www.imgtec.com Imagination Technologies Company overview A world leader
More informationNew ARMv8-R technology for real-time control in safetyrelated
New ARMv8-R technology for real-time control in safetyrelated applications James Scobie Product manager ARM Technical Symposium China: Automotive, Industrial & Functional Safety October 31 st 2016 November
More informationThe ARM Cortex-A9 Processors
The ARM Cortex-A9 Processors This whitepaper describes the details of the latest high performance processor design within the common ARM Cortex applications profile ARM Cortex-A9 MPCore processor: A multicore
More informationARM instruction sets and CPUs for wide-ranging applications
ARM instruction sets and CPUs for wide-ranging applications Chris Turner Director, CPU technology marketing ARM Tech Forum Taipei July 4 th 2017 ARM computing is everywhere #1 shipping GPU in the world
More informationPowerVR GPU IP from Wearables to Servers. Kristof Beets Director of Business Development May 2015
PowerVR GPU IP from Wearables to Servers Kristof Beets Director of Business Development May 2015 www.imgtec.com Expanding embedded GPU market opportunities Huge range of market opportunities equates to
More informationVideo & Vision: New IP, New Standards, New Solutions
US Summit May 2015 Video & Vision: New IP, New Standards, New Solutions Chris Longstaff May 2015 www.imgtec.com A Brief history of video Evolution Imagination Technologies PowerVR US Summit May 2015 -
More informationBuilding blocks for 64-bit Systems Development of System IP in ARM
Building blocks for 64-bit Systems Development of System IP in ARM Research seminar @ University of York January 2015 Stuart Kenny stuart.kenny@arm.com 1 2 64-bit Mobile Devices The Mobile Consumer Expects
More informationADAS to Autonomous Driving: IMG IP. Bingli Wang
ADAS to Autonomous Driving: IMG IP Bingli Wang www.imgtec.com Automotive industry in transition An industry facing up to new realities New & increasing mobility challenges (pollution, congestion, infrastructure)
More informationNext Generation Enterprise Solutions from ARM
Next Generation Enterprise Solutions from ARM Ian Forsyth Director Product Marketing Enterprise and Infrastructure Applications Processor Product Line Ian.forsyth@arm.com 1 Enterprise Trends IT is the
More informationDesigning, developing, debugging ARM Cortex-A and Cortex-M heterogeneous multi-processor systems
Designing, developing, debugging ARM and heterogeneous multi-processor systems Kinjal Dave Senior Product Manager, ARM ARM Tech Symposia India December 7 th 2016 Topics Introduction System design Software
More informationOberon M2M IoT Platform. JAN 2016
Oberon M2M IoT Platform JAN 2016 www.imgtec.com Contents Iot Segments and Definitions Targeted Use Cases for IoT Oberon targeted use cases IoT Differentiators IoT Power Management IoT Security Integrated
More informationBig.LITTLE Processing with ARM Cortex -A15 & Cortex-A7
Big.LITTLE Processing with ARM Cortex -A15 & Cortex-A7 Improving Energy Efficiency in High-Performance Mobile Platforms Peter Greenhalgh, ARM September 2011 This paper presents the rationale and design
More informationCPU Project in Western Digital: From Embedded Cores for Flash Controllers to Vision of Datacenter Processors with Open Interfaces
CPU Project in Western Digital: From Embedded Cores for Flash Controllers to Vision of Datacenter Processors with Open Interfaces Zvonimir Z. Bandic, Sr. Director Robert Golla, Sr. Fellow Dejan Vucinic,
More information24th MONDAY. Overview 2018
24th MONDAY Overview 2018 Imagination: your route to success At Imagination, we create and license market-leading processor solutions for graphics, vision & AI processing, and multi-standard communications.
More informationinteraptiv Multiprocessing System Datasheet May 13, 2016
MIPS Verified interaptiv Multiprocessing System Datasheet May 13, 2016 The interaptiv multiprocessing system (MPS) is a high performance device containing between 1 and 4 coherent processors with best-in-class
More informationCortex-A75 and Cortex-A55 DynamIQ processors Powering applications from mobile to autonomous driving
Cortex-A75 and Cortex- DynamIQ processors Powering applications from mobile to autonomous driving Lionel Belnet Sr. Product Manager Arm Arm Tech Symposia 2017 Agenda Market growth and trends DynamIQ technology
More informationHercules ARM Cortex -R4 System Architecture. Processor Overview
Hercules ARM Cortex -R4 System Architecture Processor Overview What is Hercules? TI s 32-bit ARM Cortex -R4/R5 MCU family for Industrial, Automotive, and Transportation Safety Hardware Safety Features
More informationCorporate Overview. May Imagination Technologies Corporate May 2014 ForDistribution 1
Corporate Overview May 2014 www.imgtec.com Imagination Technologies Corporate May 2014 ForDistribution 1 Company overview Leading silicon, software & cloud IP supplier Multimedia, processors, communications,
More informationBringing the benefits of Cortex-M processors to FPGA
Bringing the benefits of Cortex-M processors to FPGA Presented By Phillip Burr Senior Product Marketing Manager Simon George Director, Product & Technical Marketing System Software and SoC Solutions Agenda
More informationMicroarchitecture Overview. Performance
Microarchitecture Overview Prof. Scott Rixner Duncan Hall 3028 rixner@rice.edu January 18, 2005 Performance 4 Make operations faster Process improvements Circuit improvements Use more transistors to make
More informationMicroarchitecture Overview. Performance
Microarchitecture Overview Prof. Scott Rixner Duncan Hall 3028 rixner@rice.edu January 15, 2007 Performance 4 Make operations faster Process improvements Circuit improvements Use more transistors to make
More informationECE 571 Advanced Microprocessor-Based Design Lecture 22
ECE 571 Advanced Microprocessor-Based Design Lecture 22 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 19 April 2018 HW#11 will be posted Announcements 1 Reading 1 Exploring DynamIQ
More informationExploring System Coherency and Maximizing Performance of Mobile Memory Systems
Exploring System Coherency and Maximizing Performance of Mobile Memory Systems Shanghai: William Orme, Strategic Marketing Manager of SSG Beijing & Shenzhen: Mayank Sharma, Product Manager of SSG ARM Tech
More informationCortex-A75 and Cortex-A55 DynamIQ processors Powering applications from mobile to autonomous driving
Cortex-A75 and Cortex-A55 DynamIQ processors Powering applications from mobile to autonomous driving Stefan Rosinger Director, Product Management Arm Arm TechCon 2017 Agenda Market growth and trends DynamIQ
More informationHETEROGENEOUS SYSTEM ARCHITECTURE: PLATFORM FOR THE FUTURE
HETEROGENEOUS SYSTEM ARCHITECTURE: PLATFORM FOR THE FUTURE Haibo Xie, Ph.D. Chief HSA Evangelist AMD China OUTLINE: The Challenges with Computing Today Introducing Heterogeneous System Architecture (HSA)
More informationThe Next Steps in the Evolution of Embedded Processors
The Next Steps in the Evolution of Embedded Processors Terry Kim Staff FAE, ARM Korea ARM Tech Forum Singapore July 12 th 2017 Cortex-M Processors Serving Connected Applications Energy grid Automotive
More informationModern Processor Architectures. L25: Modern Compiler Design
Modern Processor Architectures L25: Modern Compiler Design The 1960s - 1970s Instructions took multiple cycles Only one instruction in flight at once Optimisation meant minimising the number of instructions
More information1. Microprocessor Architectures. 1.1 Intel 1.2 Motorola
1. Microprocessor Architectures 1.1 Intel 1.2 Motorola 1.1 Intel The Early Intel Microprocessors The first microprocessor to appear in the market was the Intel 4004, a 4-bit data bus device. This device
More informationMULTIPROCESSORS AND THREAD-LEVEL. B649 Parallel Architectures and Programming
MULTIPROCESSORS AND THREAD-LEVEL PARALLELISM B649 Parallel Architectures and Programming Motivation behind Multiprocessors Limitations of ILP (as already discussed) Growing interest in servers and server-performance
More informationProfiling and Debugging OpenCL Applications with ARM Development Tools. October 2014
Profiling and Debugging OpenCL Applications with ARM Development Tools October 2014 1 Agenda 1. Introduction to GPU Compute 2. ARM Development Solutions 3. Mali GPU Architecture 4. Using ARM DS-5 Streamline
More information! Readings! ! Room-level, on-chip! vs.!
1! 2! Suggested Readings!! Readings!! H&P: Chapter 7 especially 7.1-7.8!! (Over next 2 weeks)!! Introduction to Parallel Computing!! https://computing.llnl.gov/tutorials/parallel_comp/!! POSIX Threads
More informationMULTIPROCESSORS AND THREAD-LEVEL PARALLELISM. B649 Parallel Architectures and Programming
MULTIPROCESSORS AND THREAD-LEVEL PARALLELISM B649 Parallel Architectures and Programming Motivation behind Multiprocessors Limitations of ILP (as already discussed) Growing interest in servers and server-performance
More informationModern Processor Architectures (A compiler writer s perspective) L25: Modern Compiler Design
Modern Processor Architectures (A compiler writer s perspective) L25: Modern Compiler Design The 1960s - 1970s Instructions took multiple cycles Only one instruction in flight at once Optimisation meant
More informationUnit 11: Putting it All Together: Anatomy of the XBox 360 Game Console
Computer Architecture Unit 11: Putting it All Together: Anatomy of the XBox 360 Game Console Slides originally developed by Milo Martin & Amir Roth at University of Pennsylvania! Computer Architecture
More informationMobile & IoT Market Trends and Memory Requirements
Mobile & IoT Market Trends and Memory Requirements JEDEC Mobile & IOT Forum Ivan H. P. Lin ARM Segment Marketing Copyright ARM 2016 Outline Wearable & IoT Market Opportunities Challenges in Wearables &
More informationLive Demo: A New Hardware- Based Approach to Secure the Internet of Things
SESSION ID: CCS-W04 Live Demo: A New Hardware- Based Approach to Secure the Internet of Things Cesare Garlati Chief Security Strategist prpl Foundation @CesareGarlati Securing the Internet of (broken)
More informationMobile & IoT Market Trends and Memory Requirements
Mobile & IoT Market Trends and Memory Requirements JEDEC Mobile & IOT Forum Copyright 2016 [ARM Inc.] Outline Wearable & IoT Market Opportunity Challenges in Wearables & IoT Market ARM technology tackles
More informationAn Overview of MIPS Multi-Threading. White Paper
Public Imagination Technologies An Overview of MIPS Multi-Threading White Paper Copyright Imagination Technologies Limited. All Rights Reserved. This document is Public. This publication contains proprietary
More informationWilliam Stallings Computer Organization and Architecture 8 th Edition. Chapter 18 Multicore Computers
William Stallings Computer Organization and Architecture 8 th Edition Chapter 18 Multicore Computers Hardware Performance Issues Microprocessors have seen an exponential increase in performance Improved
More informationMulti-core Programming Evolution
Multi-core Programming Evolution Based on slides from Intel Software ollege and Multi-ore Programming increasing performance through software multi-threading by Shameem Akhter and Jason Roberts, Evolution
More informationAge nda. Intel PXA27x Processor Family: An Applications Processor for Phone and PDA applications
Intel PXA27x Processor Family: An Applications Processor for Phone and PDA applications N.C. Paver PhD Architect Intel Corporation Hot Chips 16 August 2004 Age nda Overview of the Intel PXA27X processor
More informationARM Processors for Embedded Applications
ARM Processors for Embedded Applications Roadmap for ARM Processors ARM Architecture Basics ARM Families AMBA Architecture 1 Current ARM Core Families ARM7: Hard cores and Soft cores Cache with MPU or
More informationOptimizing Cache Coherent Subsystem Architecture for Heterogeneous Multicore SoCs
Optimizing Cache Coherent Subsystem Architecture for Heterogeneous Multicore SoCs Niu Feng Technical Specialist, ARM Tech Symposia 2016 Agenda Introduction Challenges: Optimizing cache coherent subsystem
More informationEEM870 Embedded System and Experiment Lecture 3: ARM Processor Architecture
EEM870 Embedded System and Experiment Lecture 3: ARM Processor Architecture Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2014 Agenda
More informationARM processors driving automotive innovation
ARM processors driving automotive innovation Chris Turner Director of advanced technology marketing, CPU group ARM tech forums, Seoul and Taipei June/July 2016 The ultimate intelligent connected device
More informationMIPS64 I6400 Multiprocessing System Programmer s Guide
MIPS64 I6400 Multiprocessing System Programmer s Guide Revision 1.00 March 29, 2017 Public Copyright 2017 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved. Public.
More informationSYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS
SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous
More informationJack Kang ( 剛至堅 ) VP Product June 2018
Jack Kang ( 剛至堅 ) VP Product June 2018 SiFive RISC-V Core IP Product Offering SiFive RISC-V Core IP Industry leading 32-bit and 64-bit Embedded Cores High performance 64-bit Application Cores High Performance
More informationOptimizing ARM SoC s with Carbon Performance Analysis Kits. ARM Technical Symposia, Fall 2014 Andy Ladd
Optimizing ARM SoC s with Carbon Performance Analysis Kits ARM Technical Symposia, Fall 2014 Andy Ladd Evolving System Requirements Processor Advances big.little Multicore Unicore DSP Cortex -R7 Block
More informationItanium 2 Processor Microarchitecture Overview
Itanium 2 Processor Microarchitecture Overview Don Soltis, Mark Gibson Cameron McNairy, August 2002 Block Diagram F 16KB L1 I-cache Instr 2 Instr 1 Instr 0 M/A M/A M/A M/A I/A Template I/A B B 2 FMACs
More informationThis Unit: Putting It All Together. CIS 501 Computer Architecture. What is Computer Architecture? Sources
This Unit: Putting It All Together CIS 501 Computer Architecture Unit 12: Putting It All Together: Anatomy of the XBox 360 Game Console Application OS Compiler Firmware CPU I/O Memory Digital Circuits
More information6x86 PROCESSOR Superscalar, Superpipelined, Sixth-generation, x86 Compatible CPU
1-6x86 PROCESSOR Superscalar, Superpipelined, Sixth-generation, x86 Compatible CPU Product Overview Introduction 1. ARCHITECTURE OVERVIEW The Cyrix 6x86 CPU is a leader in the sixth generation of high
More informationARM CORTEX-R52. Target Audience: Engineers and technicians who develop SoCs and systems based on the ARM Cortex-R52 architecture.
ARM CORTEX-R52 Course Family: ARMv8-R Cortex-R CPU Target Audience: Engineers and technicians who develop SoCs and systems based on the ARM Cortex-R52 architecture. Duration: 4 days Prerequisites and related
More informationAGM Hossein Yassaie, CEO and Richard Smith, CFO. 18 th September
AGM 2015 Hossein Yassaie, CEO and Richard Smith, CFO 18 th September 2015 www.imgtec.com FY15 highlights Group Strong licensing across all IP families Significant increase in committed SoCs Operating costs
More informationPower 7. Dan Christiani Kyle Wieschowski
Power 7 Dan Christiani Kyle Wieschowski History 1980-2000 1980 RISC Prototype 1990 POWER1 (Performance Optimization With Enhanced RISC) (1 um) 1993 IBM launches 66MHz POWER2 (.35 um) 1997 POWER2 Super
More informationRISC-V Core IP Products
RISC-V Core IP Products An Introduction to SiFive RISC-V Core IP Drew Barbier September 2017 drew@sifive.com SiFive RISC-V Core IP Products This presentation is targeted at embedded designers who want
More informationPowerPC TM 970: First in a new family of 64-bit high performance PowerPC processors
PowerPC TM 970: First in a new family of 64-bit high performance PowerPC processors Peter Sandon Senior PowerPC Processor Architect IBM Microelectronics All information in these materials is subject to
More informationARM Cortex -M7: Bringing High Performance to the Cortex-M Processor Series. Ian Johnson Senior Product Manager, ARM
ARM Cortex -M7: Bringing High Performance to the Cortex-M Processor Series Ian Johnson Senior Product Manager, ARM 1 ARM Cortex Processors across the Embedded Market Cortex -M processors Cortex -R processors
More informationIntel released new technology call P6P
P6 and IA-64 8086 released on 1978 Pentium release on 1993 8086 has upgrade by Pipeline, Super scalar, Clock frequency, Cache and so on But 8086 has limit, Hard to improve efficiency Intel released new
More informationParallel Computing: Parallel Architectures Jin, Hai
Parallel Computing: Parallel Architectures Jin, Hai School of Computer Science and Technology Huazhong University of Science and Technology Peripherals Computer Central Processing Unit Main Memory Computer
More informationLow-Power Processor Solutions for Always-on Devices
Low-Power Processor Solutions for Always-on Devices Pieter van der Wolf MPSoC 2014 July 7 11, 2014 2014 Synopsys, Inc. All rights reserved. 1 Always-on Mobile Devices Mobile devices on the move Mobile
More informationToward a Memory-centric Architecture
Toward a Memory-centric Architecture Martin Fink EVP & Chief Technology Officer Western Digital Corporation August 8, 2017 1 SAFE HARBOR DISCLAIMERS Forward-Looking Statements This presentation contains
More informationThe Next Steps in the Evolution of ARM Cortex-M
The Next Steps in the Evolution of ARM Cortex-M Joseph Yiu Senior Embedded Technology Manager CPU Group ARM Tech Symposia China 2015 November 2015 Trust & Device Integrity from Sensor to Server 2 ARM 2015
More informationTechniques for Mitigating Memory Latency Effects in the PA-8500 Processor. David Johnson Systems Technology Division Hewlett-Packard Company
Techniques for Mitigating Memory Latency Effects in the PA-8500 Processor David Johnson Systems Technology Division Hewlett-Packard Company Presentation Overview PA-8500 Overview uction Fetch Capabilities
More informationTDT Coarse-Grained Multithreading. Review on ILP. Multi-threaded execution. Contents. Fine-Grained Multithreading
Review on ILP TDT 4260 Chap 5 TLP & Hierarchy What is ILP? Let the compiler find the ILP Advantages? Disadvantages? Let the HW find the ILP Advantages? Disadvantages? Contents Multi-threading Chap 3.5
More informationMapping applications into MPSoC
Mapping applications into MPSoC concurrency & communication Jos van Eijndhoven jos@vectorfabrics.com March 12, 2011 MPSoC mapping: exploiting concurrency 2 March 12, 2012 Computation on general purpose
More informationCopyright 2016 Xilinx
Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building
More informationChallenges for Next Generation Networking AMP Series
21 June 2011 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, t he Energy Efficient Solutions logo, mobilegt, PowerQUICC, QorIQ, StarCore and Symphony are trademarks
More informationMaximizing heterogeneous system performance with ARM interconnect and CCIX
Maximizing heterogeneous system performance with ARM interconnect and CCIX Neil Parris, Director of product marketing Systems and software group, ARM Teratec June 2017 Intelligent flexible cloud to enable
More informationAll About the Cell Processor
All About the Cell H. Peter Hofstee, Ph. D. IBM Systems and Technology Group SCEI/Sony Toshiba IBM Design Center Austin, Texas Acknowledgements Cell is the result of a deep partnership between SCEI/Sony,
More informationMultimedia in Mobile Phones. Architectures and Trends Lund
Multimedia in Mobile Phones Architectures and Trends Lund 091124 Presentation Henrik Ohlsson Contact: henrik.h.ohlsson@stericsson.com Working with multimedia hardware (graphics and displays) at ST- Ericsson
More informationRoadmap Directions for the RISC-V Architecture
Roadmap Directions for the RISC-V Architecture Andes RISC-V Con November 13, 2018 Linley Gwennap, Principal Analyst About Linley Gwennap Founder, principal analyst, The Linley Group Leading vendor of technical
More informationParallel Simulation Accelerates Embedded Software Development, Debug and Test
Parallel Simulation Accelerates Embedded Software Development, Debug and Test Larry Lapides Imperas Software Ltd. larryl@imperas.com Page 1 Modern SoCs Have Many Concurrent Processing Elements SMP cores
More informationThe ARM10 Family of Advanced Microprocessor Cores
The ARM10 Family of Advanced Microprocessor Cores Stephen Hill ARM Austin Design Center 1 Agenda Design overview Microarchitecture ARM10 o o Memory System Interrupt response 3. Power o o 4. VFP10 ETM10
More informationAgenda. System Performance Scaling of IBM POWER6 TM Based Servers
System Performance Scaling of IBM POWER6 TM Based Servers Jeff Stuecheli Hot Chips 19 August 2007 Agenda Historical background POWER6 TM chip components Interconnect topology Cache Coherence strategies
More informationThis Unit: Putting It All Together. CIS 371 Computer Organization and Design. Sources. What is Computer Architecture?
This Unit: Putting It All Together CIS 371 Computer Organization and Design Unit 15: Putting It All Together: Anatomy of the XBox 360 Game Console Application OS Compiler Firmware CPU I/O Memory Digital
More informationRon Kalla, Balaram Sinharoy, Joel Tendler IBM Systems Group
Simultaneous Multi-threading Implementation in POWER5 -- IBM's Next Generation POWER Microprocessor Ron Kalla, Balaram Sinharoy, Joel Tendler IBM Systems Group Outline Motivation Background Threading Fundamentals
More informationThe Nios II Family of Configurable Soft-core Processors
The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture
More informationMobile & IoT Market Trends and Memory Requirements
Mobile & IoT Market Trends and Memory Requirements JEDEC Mobile & IOT Forum Daniel Heo ARM Segment Marketing Copyright ARM 2016 Outline Wearable & IoT Market Opportunities Challenges in Wearables & IoT
More informationNext Generation Technology from Intel Intel Pentium 4 Processor
Next Generation Technology from Intel Intel Pentium 4 Processor 1 The Intel Pentium 4 Processor Platform Intel s highest performance processor for desktop PCs Targeted at consumer enthusiasts and business
More informationDesignWare IP for IoT SoC Designs
DesignWare IP for IoT SoC Designs The Internet of Things (IoT) is connecting billions of intelligent things at our fingertips. The ability to sense countless amounts of information that communicates to
More informationEmbedded segment market update
Embedded segment market update China Technical Seminar Series July 2015 Richard York VP Embedded Marketing 1 Agenda The broad embedded market The right device for each and every market A survey of some
More informationArm Processor Technology Update and Roadmap
Arm Processor Technology Update and Roadmap ARM Processor Technology Update and Roadmap Cavium: Giri Chukkapalli is a Distinguished Engineer in the Data Center Group (DCG) Introduction to ARM Architecture
More informationRISC-V: Opportunities and Challenges in SoCs
December 5, 2018 @qualcomm Santa Clara, CA RISC-V: Opportunities and Challenges in SoCs Greg Wright Sr Director, Engineering Qualcomm Technologies, Inc. Introductions Who am I? Why am I here? 2 Quick tour
More informationA Developer's Guide to Security on Cortex-M based MCUs
A Developer's Guide to Security on Cortex-M based MCUs 2018 Arm Limited Nazir S Arm Tech Symposia India Agenda Why do we need security? Types of attacks and security assessments Introduction to TrustZone
More informationHP PA-8000 RISC CPU. A High Performance Out-of-Order Processor
The A High Performance Out-of-Order Processor Hot Chips VIII IEEE Computer Society Stanford University August 19, 1996 Hewlett-Packard Company Engineering Systems Lab - Fort Collins, CO - Cupertino, CA
More informationCSCI 402: Computer Architectures. Parallel Processors (2) Fengguang Song Department of Computer & Information Science IUPUI.
CSCI 402: Computer Architectures Parallel Processors (2) Fengguang Song Department of Computer & Information Science IUPUI 6.6 - End Today s Contents GPU Cluster and its network topology The Roofline performance
More informationCOSC 6385 Computer Architecture - Thread Level Parallelism (I)
COSC 6385 Computer Architecture - Thread Level Parallelism (I) Edgar Gabriel Spring 2014 Long-term trend on the number of transistor per integrated circuit Number of transistors double every ~18 month
More informationEmbracing the Next Wave
Embracing the Next Wave JEDEC Mobile & IOT Forum Copyright 2016 [Samsung/Min Jeung Cho ] Stagnation or Leap Forward? Smartphone Shipment YoY Growth Rate 2B 60% 1B 30% B '11 '12 '13 '14 '15 '16 '17 '18
More informationARM Cortex core microcontrollers 3. Cortex-M0, M4, M7
ARM Cortex core microcontrollers 3. Cortex-M0, M4, M7 Scherer Balázs Budapest University of Technology and Economics Department of Measurement and Information Systems BME-MIT 2018 Trends of 32-bit microcontrollers
More informationECE 8823: GPU Architectures. Objectives
ECE 8823: GPU Architectures Introduction 1 Objectives Distinguishing features of GPUs vs. CPUs Major drivers in the evolution of general purpose GPUs (GPGPUs) 2 1 Chapter 1 Chapter 2: 2.2, 2.3 Reading
More informationGetting the Most out of Advanced ARM IP. ARM Technology Symposia November 2013
Getting the Most out of Advanced ARM IP ARM Technology Symposia November 2013 Evolving System Requirements Processor Advances big.little Multicore Unicore DSP Cortex -R7 Block are now Sub-Systems Cortex
More informationECE 471 Embedded Systems Lecture 2
ECE 471 Embedded Systems Lecture 2 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 7 September 2018 Announcements Reminder: The class notes are posted to the website. HW#1 will
More informationSounding Better Than Ever: High Quality Audio. Simon Forrest Connected Home Marketing
Sounding Better Than Ever: High Quality Audio Simon Forrest Connected Home Marketing www.imgtec.com A brief look at the numbers Market trends Worldwide audio market 2014 67.9m units shipped 16% increase
More information