PCMCIA / JEIDA SRAM Card

Size: px
Start display at page:

Download "PCMCIA / JEIDA SRAM Card"

Transcription

1 Daashee PCMCIA / JEIDA SRAM Card Version 12 Preliminary Version 12 Page1

2 Documen Version Version Descripion Dae Edior Approved by 8 Updae 2,Apr Greg Lin Greg Lin 9 Updae 10,Aug Amos Chung Ken Liu 10 Add commercial grade informaion 12,Apr Ryan Lee Saber Lee 11 Daa Reenion 3,Nov Ryan Lee Norman Chiu 12 Updae produc number definiion and ordering informaion 15, Ryan Lee Norman Chiu This documen provides informaion regarding o Preec PCMCIA / JEIDA SRAM Card produc specificaion and is subjec o change wihou any prior noice. No par in his repor shall be disribued, reproduced or disclosed in whole or in par wihou prior wrien permission of Preec. All righs reserved. PRETEC/C-ONE TECHNOLOGY CORP. Preliminary Version 12 Page2

3 Conens 1 INTRODUCTION GENERAL DESCRIPTION FEATURES PRODUCT NUMBER DEFINITION ORDERING INFORMATION PRODUCT SPECIFICATION PIN CONFIGURATION PIN DESCRIPTION BLOCK DIAGRAM PIN LOCATION RECOMMENDED OPERATING CONDITIONS ABSOLUTE MAXIMUM RATINGS COMMENTS PRODUCT MODEL FUNCTION WITHOUT WRITE PROTECTED FUNCTION WITH WRITE PROTECTED COMMON MEMORY ADDRESS CONFIGURATION Using 8-bi Daa Bus (CE2*=V IH, CE1*=V I L) Using 8-bi Daa Bus (CE2*=V I L, CE1*=V IH) Using 16-bi Daa Bus (CE2*=V I L, CE1*=V I L) DC ELECTRICAL CHARACTERISTIC AC ELECTRICAL CHARACTERISTICS (COMMON MEMORY) Read Cycle Wrie Cycle Tes Condiions Inpu / Oupu Capaciance Timing Diagram AC ELECTRICAL CHARACTERISTICS (ATTRIBUTE MEMORY) Read Cycle Wrie Cycle Timing Diagram Baery Volage Deecion MAIN BATTERY SPECIFICATIONS Daa Reenion Tha Wihou Exernal Power Supply...30 Preliminary Version 12 Page3

4 3.8. CARD DETECTION POWER-UP / POWER-DOWN CHARACTERISTICS Power-up Timing Diagram Power-down Timing Diagram OUTLINE DIMENSIONS...33 Preliminary Version 12 Page4

5 1 Inroducion 1.1. General Descripion Preec high performance SRAM cards conform o he PCMCIA / JEIDA inernaional sandard and consis of muliple very low power consumpion CMOS SRAM ICs, decoder IC and power conrol IC mouned on a very hin prined circui board using surface mouning echnology. Wih he dual back-up baery design, each SRAM card conains a replaceable bu non-rechargeable 3V lihium baery (main baery) and an on-board rechargeable bu non-replaceable baery (auxiliary baery) for daa reenion. This design allows replacemen of main baery wihou daa loss for 20 minues approximaely. Digial signals on he BVD1*/BVD2* pins were used o alarm he user wheher he main baery should be replaced o preven he sored daa from loss. Wih he flexible and user-friendly design, boh BR2325 and CR2025 can be used as main baery. There is baery case lock sysem o preven baery dropping from he card. Also, wih he wrie-proec swich design, daa will no be wrien ino he card by acciden. Memory card aribue informaion represens various aribue informaion of a card and is sored a EVEN address of an aribue memory space which is enabled by assering REG* signal. Regarding o he aribue informaion forma, please refer o he PCMCIA 2.0 or JEIDA 4.1 specificaion. Wih he flexible design of his series cards, hey provide 8K byes E2PROM available for aribue memory or here is no aribue memory Feaures Inerface: PCMCIA / JEIDA sandard Capaciy: 256K byes ~ 8M byes Daa bus selecable: Bye (x8) / word (x16) Buil-in wrie proec swich Credi card size: 54.0 x 85.6 x 3.3 (mm) Fas access ime: 120ns (maximum) Aribue memory: 8 KB (opional 2KB/0KB by special reques) Single +5V operaing volage Connecor ype: 2-piece, 2-row, 68 pins Baery: Dual back-up baery design Boh BR2325 and CR2025 used as main baery Baery volage deecion funcion Baery case lock sysem Preliminary Version 12 Page5

6 1.3. Produc Number Definiion X1 X2 X3 X4X5X6 - X7 - X8X9 SRAM CARD S: SRAM A/M ( Aribue Memory ) N: No A/M A: Wih 2KB Read/Wrie A/M 6: Wih 8KB Read/Wrie A/M Operaing Volage 5: 5V Memory Capaciy 256: 256KB 512: 512KB 001: 1MB 002: 2MB 004: 4MB 006: 6MB 008: 8MB Exended Temperaure None (Commercial): 0 C~+70 C I (Indusrial): -20 C ~ +85 C E (Exended): -40 C ~ +85 C Daa Bus Blank field: Daa bus 8bi/ 16bi selecable 08: Daa bus 8bi only 16: Daa bus 16bi only Noe: A/M means aribue memory Preliminary Version 12 Page6

7 1.4. Ordering Informaion Commercial Grade: 0 C~+70 C (Daa bus 8bi/ 16bi selecable) Iem No. Par Number Capaciy Aribue Memory Descripion 1 SA KB 256KB 2KB A/M SRAM Card 2 SA KB 512KB 2KB A/M SRAM Card 3 SA5001 1MB 1MB 2KB A/M SRAM Card 4 SA5002 2MB 2KB E 2 PROM 2MB 2KB A/M SRAM Card 5 SA5004 4MB 4MB 2KB A/M SRAM Card 6 SA5006 6MB 6MB 2KB A/M SRAM Card 7 SA5008 8MB 8MB 2KB A/M SRAM Card 8 S KB 256KB 8KB A/M SRAM Card 9 S KB 512KB 8KB A/M SRAM Card 10 S MB 1MB 8KB A/M SRAM Card 11 S MB 8KB E 2 PROM 2MB 8KB A/M SRAM Card 12 S MB 4MB 8KB A/M SRAM Card 13 S MB 6MB 8KB A/M SRAM Card 14 S MB 8MB 8KB A/M SRAM Card 15 SN KB 256KB no A/M SRAM Card 16 SN KB 512KB no A/M SRAM Card 17 SN5001 1MB 1MB no A/M SRAM Card 18 SN5002 2MB None 2MB no A/M SRAM Card 19 SN5004 4MB 4MB no A/M SRAM Card 20 SN5006 6MB 6MB no A/M SRAM Card 21 SN5008 8MB 8MB no A/M SRAM Card Preliminary Version 12 Page7

8 Commercial Grade: 0 C~+70 C (Daa bus 8bi only) Iem No. Par Number Capaciy Aribue Memory Descripion 1 SA KB 256KB 8bi only 2KB A/M SRAM Card 2 SA KB 512KB 8bi only 2KB A/M SRAM Card 3 SA MB 1MB 8bi only 2KB A/M SRAM Card 4 SA MB 2KB E 2 PROM 2MB 8bi only 2KB A/M SRAM Card 5 SA MB 4MB 8bi only 2KB A/M SRAM Card 6 SA MB 6MB 8bi only 2KB A/M SRAM Card 7 SA MB 8MB 8bi only 2KB A/M SRAM Card 8 S KB 256KB 8bi only 8KB A/M SRAM Card 9 S KB 512KB 8bi only 8KB A/M SRAM Card 10 S MB 1MB 8bi only 8KB A/M SRAM Card 11 S MB 8KB E 2 PROM 2MB 8bi only 8KB A/M SRAM Card 12 S MB 4MB 8bi only 8KB A/M SRAM Card 13 S MB 6MB 8bi only 8KB A/M SRAM Card 14 S MB 8MB 8bi only 8KB A/M SRAM Card 15 SN KB 256KB 8bi only no A/M SRAM Card 16 SN KB 512KB 8bi only no A/M SRAM Card 17 SN MB 1MB 8bi only no A/M SRAM Card 18 SN MB None 2MB 8bi only no A/M SRAM Card 19 SN MB 4MB 8bi only no A/M SRAM Card 20 SN MB 6MB 8bi only no A/M SRAM Card 21 SN MB 8MB 8bi only no A/M SRAM Card Preliminary Version 12 Page8

9 Commercial Grade: 0 C~+70 C (Daa bus 16bi only) Iem No. Par Number Capaciy Aribue Memory Descripion 1 SA KB 256KB 16bi only 2KB A/M SRAM Card 2 SA KB 512KB 16bi only 2KB A/M SRAM Card 3 SA MB 1MB 16bi only 2KB A/M SRAM Card 4 SA MB 2KB E 2 PROM 2MB 16bi only 2KB A/M SRAM Card 5 SA MB 4MB 16bi only 2KB A/M SRAM Card 6 SA MB 6MB 16bi only 2KB A/M SRAM Card 7 SA MB 8MB 16bi only 2KB A/M SRAM Card 8 S KB 256KB 16bi only 8KB A/M SRAM Card 9 S KB 512KB 16bi only 8KB A/M SRAM Card 10 S MB 1MB 16bi only 8KB A/M SRAM Card 11 S MB 8KB E 2 PROM 2MB 16bi only 8KB A/M SRAM Card 12 S MB 4MB 16bi only 8KB A/M SRAM Card 13 S MB 6MB 16bi only 8KB A/M SRAM Card 14 S MB 8MB 16bi only 8KB A/M SRAM Card 15 SN KB 256KB 16bi only no A/M SRAM Card 16 SN KB 512KB 16bi only no A/M SRAM Card 17 SN MB 1MB 16bi only no A/M SRAM Card 18 SN MB None 2MB 16bi only no A/M SRAM Card 19 SN MB 4MB 16bi only no A/M SRAM Card 20 SN MB 6MB 16bi only no A/M SRAM Card 21 SN MB 8MB 16bi only no A/M SRAM Card Preliminary Version 12 Page9

10 Indusrial grade: -20 C ~ +85 C (Daa bus 8bi/ 16bi selecable) Iem No. Par Number Capaciy Aribue Memory Descripion 1 SA5256-I 256KB 256KB 2KB A/M SRAM Card 2 SA5512-I 512KB 512KB 2KB A/M SRAM Card 3 SA5001-I 1MB 1MB 2KB A/M SRAM Card 4 SA5002-I 2MB 2KB E 2 PROM 2MB 2KB A/M SRAM Card 5 SA5004-I 4MB 4MB 2KB A/M SRAM Card 6 SA5006-I 6MB 6MB 2KB A/M SRAM Card 7 SA5008-I 8MB 8MB 2KB A/M SRAM Card 8 S65256-I 256KB 256KB 8KB A/M SRAM Card 9 S65512-I 512KB 512KB 8KB A/M SRAM Card 10 S65001-I 1MB 1MB 8KB A/M SRAM Card 11 S65002-I 2MB 8KB E 2 PROM 2MB 8KB A/M SRAM Card 12 S65004-I 4MB 4MB 8KB A/M SRAM Card 13 S65006-I 6MB 6MB 8KB A/M SRAM Card 14 S65008-I 8MB 8MB 8KB A/M SRAM Card 15 SN5256-I 256KB 256KB no A/M SRAM Card 16 SN5512-I 512KB 512KB no A/M SRAM Card 17 SN5001-I 1MB 1MB no A/M SRAM Card 18 SN5002-I 2MB None 2MB no A/M SRAM Card 19 SN5004-I 4MB 4MB no A/M SRAM Card 20 SN5006-I 6MB 6MB no A/M SRAM Card 21 SN5008-I 8MB 8MB no A/M SRAM Card Preliminary Version 12 Page10

11 Indusrial grade: -20 C ~ +85 C (Daa bus 8bi only) Iem No. Par Number Capaciy Aribue Memory Descripion 1 SA5256-I KB 256KB 8bi only 2KB A/M SRAM Card 2 SA5512-I KB 512KB 8bi only 2KB A/M SRAM Card 3 SA5001-I-08 1MB 1MB 8bi only 2KB A/M SRAM Card 4 SA5002-I-08 2MB 2KB E 2 PROM 2MB 8bi only 2KB A/M SRAM Card 5 SA5004-I-08 4MB 4MB 8bi only 2KB A/M SRAM Card 6 SA5006-I-08 6MB 6MB 8bi only 2KB A/M SRAM Card 7 SA5008-I-08 8MB 8MB 8bi only 2KB A/M SRAM Card 8 S65256-I KB 256KB 8bi only 8KB A/M SRAM Card 9 S65512-I KB 512KB 8bi only 8KB A/M SRAM Card 10 S65001-I-08 1MB 1MB 8bi only 8KB A/M SRAM Card 11 S65002-I-08 2MB 8KB E 2 PROM 2MB 8bi only 8KB A/M SRAM Card 12 S65004-I-08 4MB 4MB 8bi only 8KB A/M SRAM Card 13 S65006-I-08 6MB 6MB 8bi only 8KB A/M SRAM Card 14 S65008-I-08 8MB 8MB 8bi only 8KB A/M SRAM Card 15 SN5256-I KB 256KB 8bi only no A/M SRAM Card 16 SN5512-I KB 512KB 8bi only no A/M SRAM Card 17 SN5001-I-08 1MB 1MB 8bi only no A/M SRAM Card 18 SN5002-I-08 2MB None 2MB 8bi only no A/M SRAM Card 19 SN5004-I-08 4MB 4MB 8bi only no A/M SRAM Card 20 SN5006-I-08 6MB 6MB 8bi only no A/M SRAM Card 21 SN5008-I-08 8MB 8MB 8bi only no A/M SRAM Card Preliminary Version 12 Page11

12 Indusrial grade: -20 C ~ +85 C (Daa bus 16bi only) Iem No. Par Number Capaciy Aribue Memory Descripion 1 SA5256-I KB 256KB 16bi only 2KB A/M SRAM Card 2 SA5512-I KB 512KB 16bi only 2KB A/M SRAM Card 3 SA5001-I-16 1MB 1MB 16bi only 2KB A/M SRAM Card 4 SA5002-I-16 2MB 2KB E 2 PROM 2MB 16bi only 2KB A/M SRAM Card 5 SA5004-I-16 4MB 4MB 16bi only 2KB A/M SRAM Card 6 SA5006-I-16 6MB 6MB 16bi only 2KB A/M SRAM Card 7 SA5008-I-16 8MB 8MB 16bi only 2KB A/M SRAM Card 8 S65256-I KB 256KB 16bi only 8KB A/M SRAM Card 9 S65512-I KB 512KB 16bi only 8KB A/M SRAM Card 10 S65001-I-16 1MB 1MB 16bi only 8KB A/M SRAM Card 11 S65002-I-16 2MB 8KB E 2 PROM 2MB 16bi only 8KB A/M SRAM Card 12 S65004-I-16 4MB 4MB 16bi only 8KB A/M SRAM Card 13 S65006-I-16 6MB 6MB 16bi only 8KB A/M SRAM Card 14 S65008-I-16 8MB 8MB 16bi only 8KB A/M SRAM Card 15 SN5256-I KB 256KB 16bi only no A/M SRAM Card 16 SN5512-I KB 512KB 16bi only no A/M SRAM Card 17 SN5001-I-16 1MB 1MB 16bi only no A/M SRAM Card 18 SN5002-I-16 2MB None 2MB 16bi only no A/M SRAM Card 19 SN5004-I-16 4MB 4MB 16bi only no A/M SRAM Card 20 SN5006-I-16 6MB 6MB 16bi only no A/M SRAM Card 21 SN5008-I-16 8MB 8MB 16bi only no A/M SRAM Card Preliminary Version 12 Page12

13 Exended grade: -40 C ~ +85 C (Daa bus 8bi/ 16bi selecable) Iem No. Par Number Capaciy Aribue Memory Descripion 1 SA5256-E 256KB 256KB 2KB A/M SRAM Card 2 SA5512-E 512KB 512KB 2KB A/M SRAM Card 3 SA5001-E 1MB 1MB 2KB A/M SRAM Card 4 SA5002-E 2MB 2KB E 2 PROM 2MB 2KB A/M SRAM Card 5 SA5004-E 4MB 4MB 2KB A/M SRAM Card 6 SA5006-E 6MB 6MB 2KB A/M SRAM Card 7 SA5008-E 8MB 8MB 2KB A/M SRAM Card 8 S65256-E 256KB 256KB 8KB A/M SRAM Card 9 S65512-E 512KB 512KB 8KB A/M SRAM Card 10 S65001-E 1MB 1MB 8KB A/M SRAM Card 11 S65002-E 2MB 8KB E 2 PROM 2MB 8KB A/M SRAM Card 12 S65004-E 4MB 4MB 8KB A/M SRAM Card 13 S65006-E 6MB 6MB 8KB A/M SRAM Card 14 S65008-E 8MB 8MB 8KB A/M SRAM Card 15 SN5256-E 256KB 256KB no A/M SRAM Card 16 SN5512-E 512KB 512KB no A/M SRAM Card 17 SN5001-E 1MB 1MB no A/M SRAM Card 18 SN5002-E 2MB None 2MB no A/M SRAM Card 19 SN5004-E 4MB 4MB no A/M SRAM Card 20 SN5006-E 6MB 6MB no A/M SRAM Card 21 SN5008-E 8MB 8MB no A/M SRAM Card Preliminary Version 12 Page13

14 Exended grade: -40 C ~ +85 C (Daa bus 8bi only) Iem No. Par Number Capaciy Aribue Memory Descripion 1 SA5256-E KB 256KB 8bi only 2KB A/M SRAM Card 2 SA5512-E KB 512KB 8bi only 2KB A/M SRAM Card 3 SA5001-E-08 1MB 1MB 8bi only 2KB A/M SRAM Card 4 SA5002-E-08 2MB 2KB E 2 PROM 2MB 8bi only 2KB A/M SRAM Card 5 SA5004-E-08 4MB 4MB 8bi only 2KB A/M SRAM Card 6 SA5006-E-08 6MB 6MB 8bi only 2KB A/M SRAM Card 7 SA5008-E-08 8MB 8MB 8bi only 2KB A/M SRAM Card 8 S65256-E KB 256KB 8bi only 8KB A/M SRAM Card 9 S65512-E KB 512KB 8bi only 8KB A/M SRAM Card 10 S65001-E-08 1MB 1MB 8bi only 8KB A/M SRAM Card 11 S65002-E-08 2MB 8KB E 2 PROM 2MB 8bi only 8KB A/M SRAM Card 12 S65004-E-08 4MB 4MB 8bi only 8KB A/M SRAM Card 13 S65006-E-08 6MB 6MB 8bi only 8KB A/M SRAM Card 14 S65008-E-08 8MB 8MB 8bi only 8KB A/M SRAM Card 15 SN5256-E KB 256KB 8bi only no A/M SRAM Card 16 SN5512-E KB 512KB 8bi only no A/M SRAM Card 17 SN5001-E-08 1MB 1MB 8bi only no A/M SRAM Card 18 SN5002-E-08 2MB None 2MB 8bi only no A/M SRAM Card 19 SN5004-E-08 4MB 4MB 8bi only no A/M SRAM Card 20 SN5006-E-08 6MB 6MB 8bi only no A/M SRAM Card 21 SN5008-E-08 8MB 8MB 8bi only no A/M SRAM Card Preliminary Version 12 Page14

15 Exended grade: -40 C ~ +85 C (Daa bus 16bi only) Iem No. Par Number Capaciy Aribue Memory Descripion 1 SA5256-E KB 256KB 16bi only 2KB A/M SRAM Card 2 SA5512-E KB 512KB 16bi only 2KB A/M SRAM Card 3 SA5001-E-16 1MB 1MB 16bi only 2KB A/M SRAM Card 4 SA5002-E-16 2MB 2KB E 2 PROM 2MB 16bi only 2KB A/M SRAM Card 5 SA5004-E-16 4MB 4MB 16bi only 2KB A/M SRAM Card 6 SA5006-E-16 6MB 6MB 16bi only 2KB A/M SRAM Card 7 SA5008-E-16 8MB 8MB 16bi only 2KB A/M SRAM Card 8 S65256-E KB 256KB 16bi only 8KB A/M SRAM Card 9 S65512-E KB 512KB 16bi only 8KB A/M SRAM Card 10 S65001-E-16 1MB 1MB 16bi only 8KB A/M SRAM Card 11 S65002-E-16 2MB 8KB E 2 PROM 2MB 16bi only 8KB A/M SRAM Card 12 S65004-E-16 4MB 4MB 16bi only 8KB A/M SRAM Card 13 S65006-E-16 6MB 6MB 16bi only 8KB A/M SRAM Card 14 S65008-E-16 8MB 8MB 16bi only 8KB A/M SRAM Card 15 SN5256-E KB 256KB 16bi only no A/M SRAM Card 16 SN5512-E KB 512KB 16bi only no A/M SRAM Card 17 SN5001-E-16 1MB 1MB 16bi only no A/M SRAM Card 18 SN5002-E-16 2MB None 2MB 16bi only no A/M SRAM Card 19 SN5004-E-16 4MB 4MB 16bi only no A/M SRAM Card 20 SN5006-E-16 6MB 6MB 16bi only no A/M SRAM Card 21 SN5008-E-16 8MB 8MB 16bi only no A/M SRAM Card Preliminary Version 12 Page15

16 2. Produc Specificaion 2.1. Pin Configuraion Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name Pin No GND D3 D4 D5 D6 D7 CE1* A10 OE* A11 A9 A8 A A14 WE* BUS Y* VCC VPP1 A16 A15 A12 A7 A6 A5 A4 A A2 A1 A0 D0 D1 D2 WP GND GND CD1* D11 D12 D D14 D15 CE2* VS1* NC NC A17 A18 A19 A20 A21 VCC VPP Pin Name A22 A23 A24 A25 VS2* RES ET WAIT * NC REG* BVD2 * BVD1 * D8 D9 Pin No Pin Name D10 CD2* GND Noe: * mean low acive VPP1, VPP2, A23, A24, A25, RESET, WAIT* is NC CD1*, CD2* conneced o ground Preliminary Version 12 Page16

17 2.2. Pin Descripion Symbol Funcion I/O A0 - A23 Addresses I D0 - D15 Daa Inpus/Oupus I/O CE1*/CE2* Card Enable I OE* Oupu Enable I WE* Wrie Enable I REG* Aribue Memory Enable I WP Wrie-proec Deec O BVD1*/BVD2* Baery Volage Deec O BUSY* Busy Oupu (Open drain) O CD1*/CD2* Card Deec (ied o GND inernally) O VCC +5 Vol Power Supply (3.3Vol opional) - GND Ground - NC No Connecion - Noe: * mean low acive 2.3. Block Diagram (256KB - 8MB SRAM Card) Figure 1: The Block Diagram of SRAM Card Noe: A0, A21, A22 are chip decoding address pins. Preliminary Version 12 Page17

18 2.4. Pin Locaion Figure 2: Boom View (Connecor Side) 2.5. Recommended Operaing Condiions Parameer Symbol Min. Max. Uni Supply Volage VCC V Inpu High Volage VIH 0.7VCC VCC V Inpu Low Volage VIL V Baery Volage VBAT V Operaing Temperaure (Commercial) TOPR 0 60 C Operaing Temperaure (Indusrial) TOPR C Relaive Humidiy (non-condensing) HUM - 95 % 2.6. Absolue Maximum Raings Parameer Symbol Value Uni Supply Volage VCC -0.5 o V Inpu Volage VIN -0.5 o VCC (6V max.) V Oupu Volage VOUT -0.5 o V Operaing Temperaure (Commercial) TOPR -10 o + 70 C Sorage Temperaure (Commercial) TSTR -20 o + 70 C Operaing Temperaure (Indusrial) TOPR -40 o + 85 C Sorage Temperaure (Indusrial) TSTR -40 o + 85 C Relaive Humidiy (non-condensing) HUM 95 (maximum) % 2.7. Commens Sress above hose lised under Absolue Maximum Raings may cause permanen damage o he producs. These are sress raing only. Funcional operaion of hese producs a hese or any oher condiions above hose indicaed in he operaional secions of his specificaion is no implied. Exposure o absolue maximum raing condiions for exended periods may affec produc reliabiliy Preliminary Version 12 Page18

19 3. Produc Model 3.1. Funcion wihou wrie proeced Funcion REG* CE2* CE1* A0 OE* WE* WP D15 - D8 D7 - D0 Read C/M (x8) H H L L L H L High - Z Even Bye Daa Ou Read C/M (x8) H H L H L H L High - Z Odd Bye Daa Ou Read C/M (x8) H L H X L H L Odd Bye Daa Ou High - Z Read C/M (x16) H L L X L H L Odd Bye Daa Ou Even Bye Daa Ou Wrie C/M (x8) H H L L H L L X Even Bye Daa In Wrie C/M (x8) H H L H H L L X Odd Bye Daa In Wrie C/M (x8) H L H X H L L Odd Bye Daa In X Wrie C/M (x16) H L L X H L L Odd Bye Daa In Even Bye Daa In Sandby X H H X X X L High - Z High - Z Oupu Disable X X X X H H L High - Z High - Z Read A/M (x8) L H L L L H L High - Z Even Bye Daa Ou Read A/M (x8) L H L H L H L High - Z Daa Ou (invalid) Read A/M (x8) L L H X L H L Daa Ou (invalid) High - Z Read A/M (x16) L L L X L H L Daa Ou (invalid) Even Bye Daa Ou Wrie A/M (x8) L H L L H L L X Even Bye Daa In Wrie A/M (x8) L H L H H L L X X Wrie A/M (x8) L L H X H L L X X Wrie A/M (x16) L L L X H L L X Even Bye Daa In Noe: * mean low acive Preliminary Version 12 Page19

20 3.2. Funcion wih wrie proeced Funcion REG* CE2* CE1* A0 OE* WE* WP D15 - D8 D7 - D0 Read C/M (x8) H H L L L H H High - Z Even Bye Daa Ou Read C/M (x8) H H L H L H H High - Z Odd Bye Daa Ou Read C/M (x8) H L H X L H H Odd Bye Daa Ou High - Z Read C/M (x16) H L L X L H H Odd Bye Daa Ou Even Bye Daa Ou Wrie C/M (x8) H H L L H L H X X Wrie C/M (x8) H H L H H L H X X Wrie C/M (x8) H L H X H L H X X Wrie C/M (x16) H L L X H L H X X Sandby X H H X X X H High - Z High - Z Oupu Disable X X X X H H H High - Z High - Z Read A/M (x8) L H L L L H H High - Z Even Bye Daa Ou Read A/M (x8) L H L H L H H High - Z Daa Ou (invalid) Read A/M (x8) L L H X L H H Daa Ou (invalid) High - Z Read A/M (x16) L L L X L H H Daa Ou (invalid) Even Bye Daa Ou Wrie A/M (x8) L H L L H L H X X Wrie A/M (x8) L H L H H L H X X Wrie A/M (x8) L L H X H L H X X Wrie A/M (x16) L L L X H L H X X Noe: Definiion: C/M = Common Memory, A/M = Aribue Memory L = VIL; H = VIH; X = Don care (can be eiher VIH or VIL) * mean low acive Preliminary Version 12 Page20

21 3.3. Common Memory Address Configuraion Using 8-bi Daa Bus (CE2*=V IH, CE1*=V I L ) A23 o A0 D15 -- D8 D7 -- D High - Z Address High - Z Address High - Z Address High - Z Address High - Z Address High - Z Address Using 8-bi Daa Bus (CE2*=V I L, CE1*=V IH ) A23 o A0 D15 -- D8 D7 -- D X Address 1 High - Z X Address 3 High - Z X Address 5 High - Z X Address High - Z X Address High - Z X Address High - Z Using 16-bi Daa Bus (CE2*=V I L, CE1*=V I L ) Noe: A23 o A0 D15 -- D8 D7 -- D X Address 1 Address X Address 3 Address X Address 5 Address X Address Address X Address Address X Address Address The above ables are examples for 8M byes / 4M words SRAM cards. Definiion: L = VIL; H = VIH; X = Don care (can be eiher VIH or VIL) Preliminary Version 12 Page21

22 3.4. DC Elecrical Characerisic Symbol Parameer - Min. Max. Uni Tes Condiions ua VIN = 0V o Vcc (Noe 3) ILI Inpu Leakage Curren ua VIN = 0V o Vcc (Noe 4) Noe: ILO Oupu Leakage Curren ua CE1* = CE2* = VIH or OE* = VIH, VI/O = 0V o Vcc (Noe 1) VOH Oupu High Volage V IOH = -2mA (Noe 2) VOL Oupu Low Volage V IOL = 3.2mA (Noe 2) VIH Inpu High Volage - 0.7V Vcc+ V - VIL Inpu Low Volage cc 0.3V V - ICC Vcc Operaing Curren cc ma Min. cycle, IOu = 0mA ISB IBU VBDET1 VBDET2 Vcc Sandby Curren ( CE1* = CE2* = VIH or CE1* = CE2 * VCC - 0.2V ) Baery Back-up Curren (All pins open, VBAT = 3V Vcc = 0V) Baery Deec Reference Volage 1 Baery Deec Reference Volage M2 M4 M6 M8 M 1. Excep BVD1*, BVD2*, CD1*, CD2* pins 2. Excep CD1*, CD2* pins 3. Excep CE1*, CE2*, WE*, REG* pins 4. For CE1*, CE2*, WE*, REG* pins 0.1 ma For page 7 & 8, iem ma For page 7 & 8, iem ma For page 7 & 8, iem ma For page 7 & 8, iem ma For page 7 & 8, iem ma For page 7 & 8, iem ma For page 7 & 8, iem ma For page 7 & 8, iem 1 & ma For page 7 & 8, iem 2 & ma For page 7 & 8, iem 3 & ma For page 7 & 8, iem 4 & ma For page 7 & 8, iem 5 & ma For page 7 & 8, iem 6 & ma For page 7 & 8, iem 7 & ua 1uA (Ta = 25 C) - 80 ua 2uA (Ta = 25 C) - 50 ua 1uA (Ta = 25 C) ua 2uA (Ta = 25 C) ua 4uA (Ta = 25 C) ua 4uA (Ta = 25 C) ua 8uA (Ta = 25 C) V 2.37V (Typ.) Vcc = 5V, Ta = 25 C V 2.65V (Typ.) Vcc = 5V, Ta = 25 C Preliminary Version 12 Page22

23 3.5. AC Elecrical Characerisics (Common Memory) Read Cycle Wrie Cycle Symbol Parameer Min. Max. Uni cr Read Cycle Time ns a(a) Address Access Time ns a(ce) Card Enable Access Time ns a(oe) Oupu Enable Access Time - 60 ns dis(ce) Oupu Disable Time (CE*) - 60 ns dis(oe) Oupu Disable Time (OE*) - 60 ns en(ce) Oupu Enable Time (CE*) 5 - ns en(oe) Oupu Enable Time (OE*) 5 - ns v(a) Daa Hold Time (from address changed) 0 - ns Symbol Parameer Min. Max Uni cw Wrie Cycle Time ns w(we) Wrie Pulse Widh 80 - ns su(a) Address Seup Time 20 - ns su(a-weh) Address Seup Time (WE*) ns su(ce-weh) CE* Seup Time (WE*) ns su(d-weh) Daa Seup Time (WE*) 50 - ns h(d) Daa Hold Time 20 - ns rec(we) Wrie Recovery Time 20 - ns dis(we) Oupu Disable Time (WE*) - 60 ns dis(oe) Oupu Disable Time (OE*) - 60 ns en(we) Oupu Enable Time (WE*) 5 - ns en(oe) Oupu Enable Time (OE*) 5 - ns en(oe-we) Oupu Enable Seup Time (WE*) 10 - ns h(oe-we) Oupu Enable Hold Time (WE*) 10 - ns Preliminary Version 12 Page23

24 Tes Condiions Inpu Pulse Level VOH = 0.7Vcc, VIL= 0.8V Inpu Rise and Fall Time 5ns (max) Timing Measuremen Reference Level VIH / VIL = 2.4V / 0.6V, VOH / VOL = 2V / 0.8V Oupu Load 1TTL Gae + 100PF (Figure 3) Figure 3: The Tes Condiions of AC Characerisics Inpu / Oupu Capaciance (Ta = 25 C, f = 1MHZ, Vin/Vou = 0V), hese parameers are sampled no 100% esed. Symbol Parameer Min. Max. Uni Cin Inpu Capaciance PF Ci/o I/O Capaciance - 35 PF Preliminary Version 12 Page24

25 Timing Diagram Read Cycle (WE*=REG*=VIH) Address (A0-An) a(a) cr v(a) CE1* or/and CE2* a(ce) dis(ce) OE* a(oe) Daa Ou High-Z en(ce) en(oe) DATA VALID dis(oe) Figure 4: The Timing Diagram of Read Cycle (Common Memory) Noe: 1. For 64KB, An = A KB, An = A KB, An = A KB, An = A18. 1MB, An = A19. 2MB, An = A20. 4MB, An = A21 6MB, An = A The shaded area may be eiher high or low. Wrie Cycle (REG*=VIH, WE* conrolled) Address (A0-An) CW CE1* or/and CE2* su(a-weh) su(ce-weh) OE* WE* su(a) su(oe-we) w(we) rec(we) h(oe-we) su(d-weh) h(d) Daa In High-Z DATA INPUT VALID Daa Ou dis(oe) dis(we) High-Z en(oe) en(we) Figure 5: The Timing Diagram of Wrie Cycle (REG*=VIH, WE* conrolled) (Common Memory) Preliminary Version 12 Page25

26 Wrie Cycle (CE* conrolled, OE*=REG*=VIH) Address (A0-An) CE1* or/and CE2* WE* su(a) su CW (CE-WEH) rec (WE) Daa In High-Z su (D-WEH) DATA INPUT VALID h (D) Figure 6: The Timing Diagram of Wrie Cycle (CE* conrolled, OE*=REG*=VIH) Noe: 1. For 64KB, An = A KB, An = A KB, An = A KB, An = A18. 1MB, An = A19. 2MB, An = A20. 4MB, An = A21 6MB, An = A The shaded area may be eiher high or low Preliminary Version 12 Page26

27 3.6. AC Elecrical Characerisics (Aribue Memory) Read Cycle Wrie Cycle Symbol Parameer Min. Max Uni cr Read Cycle Time ns a(a) Address Access Time ns a(ce) Card Selec Access Time ns a(oe) Oupu Enable Access Time ns dis(ce) Oupu Disable Time (from CE*) ns dis(oe) Oupu Disable Time (from OE*) ns en(ce) Oupu Enable Time (from CE*) 5 - ns en(oe) Oupu Enable Time (from OE*) 5 - ns v(a) Daa Hold Time (from address changed) 0 - ns Symbol Parameer Min. Max. Uni cw Wrie Cycle Time - 1 ms AS Address Seup Time 30 - ns AH Address Hold Time 50 - ns WP Wrie Pulse Widh ns CS Card Enable Time o WE* 15 - ns CH Card Enable Hold Time from WE* High 0 - ns DS Daa Seup Time 70 - ns DH Daa Hold Time 30 - ns OES OE* Seup Time 30 - ns OEH OE* Hold Time 30 - ns DB Delay from WE* high o BUSY* Assered - 50 ns Preliminary Version 12 Page27

28 Timing Diagram Read Cycle (REG*=VIL, WE*=VIH) Address (A1-A11) a(a) cr v(a) CE1* or/and CE2* a(ce) dis(ce) OE* Daa Ou en(ce) en(oe) a(oe) DATA VALID dis(oe) Figure 7: The Timing Diagram of Read Cycle (Aribue Memory) Wrie Cycle (REG*=VIL) Address (A1-A11) AH CE1* or/and CE2* CS CH WE* AS WP OE* OES OEH h(d) DS Daa In DATA INPUT VALID RDY/BUSY* DB CW Figure 8: The Timing Diagram of Wrie Cycle (Aribue Memory) Preliminary Version 12 Page28

29 Baery Volage Deecion BVD1*/BVD2* pins are used o monior he volage of he main baery which should be mainained a 2.65V or greaer for daa reenion. The following able described he main baery saus by reading he signals on BVD1*/BVD2* pins. BVD1* BVD2* Main Baery Commens H H VBAT 2.65V Daa reenion is OK. Baery is operaional H L 2.37V < VBAT < 2.65V Daa reenion is OK. Bu baery should be replaced. L L VBAT < 2.37V Daa inegriy is no guaraneed. Baery mus be replaced. Noe: if he main baery is removed, BVD1* and BVD2* pins will no funcion 3.7. Main Baery Specificaions 3V Lihium baery Diameer Thickness Brand Model No. RAYOVAC BR mm 2.5mm FDK CR2325 PANASONIC BR2325 Recommended pars (Please refer o he able below) Diameer Thickness Brand Model No. TOSHIBA CR mm 2.5mm FDK CR2025 PANASONIC CR2025 Preliminary Version 12 Page29

30 Daa Reenion Tha Wihou Exernal Power Supply (Ta=25 C, Humidiy=60% R.H.) Parameer Memory Size Memory Back-up ime Unis Condiion 256KB KB 18 Baery backup ime is a Baery 1MB 18 calculaed value and is no Backup 2MB 18 Monhs guaraneed. This is should no Time 4MB 10 be use o schedule baery 6MB 7 recharging ( Temp. 25 C) 8MB 5 Noe: Baery Backup ime is densiy and emperaure dependen. For baery back-up ime denoe using Card Deecion CD1*, CD2* pins are used o deec he inserion of he card ino he sysem. When he memory card has been correcly insered, CD1* and CD2* are deeced by he sysem. The recommended circui in he sysem side is shown in figure below. VCC (A) VCC CD1* (B) CD2* Figure 9: The Card Deecion Preliminary Version 12 Page30

31 3.9. Power-up / Power-down Characerisics Symbol Parameer Min. Max. Uni Condiion 0 ViMAX *1 V 0V VCC < 2.0 *2 Vi(CE) CE* Signal Level VCC-0.1 ViMAX V 2.0 VCC < VIH VIH ViMAX V VIH VCC su(vcc) CE* Seup Time 20 - ms 10ms (Typ.) rec(vcc) CE* Recovery Time 1 - us - Tpr *3 VCC Rising Time ms 10% 90% (VCC+5%) Tpf *3 VCC Falling Time ms 90% (VCC-5%) 10% Noe: 1. ViMAX means absolue maximum volage for inpu. 2. For he period 0V VCC< 2.0V, power supply volage is low, so 0V~ ViMAX is permied, because he logic for he sysem inerface IC may no be deermined. 3. The Tpr and Tpf are defined as "linear waveform" in he period of 10% o 90%. Even if he waveform is no "linear waveform", is rising and falling ime mus mee his specificaion Power-up Timing Diagram pr VCC SU(VCC) V ih 2V CE1*,CE2* Figure 10: Power-up Timing Diagram Preliminary Version 12 Page31

32 Power-down Timing Diagram VCC pf rec(vcc) V ih CE1*,CE2* 2V Figure 11: Power-down Timing Diagram Preliminary Version 12 Page32

33 3.10. Ouline Dimensions (Uni: mm) Figure 12: Ouline dimensions of SRAM Card This documen provides informaion regarding o Preec SRAM Card wih wo rechargeable baeries produc specificaion and is subjec o change wihou any prior noice. No par in his repor shall be disribued, reproduced or disclosed in whole or in par wihou prior wrien permission of Preec. All righs reserved. Preec/C-ONE Technology Corp Preliminary Version 12 Page33

PCMCIA / JEIDA SRAM Card

PCMCIA / JEIDA SRAM Card Daashee PCMCIA / JEIDA SRAM Card Version 10 Preliminary Version 10 Page1 Documen Version Version Descripion Dae Edior Approved by 8 Updae 2, April, 2002 Greg Lin Greg Lin 9 Updae 10, Aug., 2010 Amos Chung

More information

SRAM Card with Two Rechargeable Batteries

SRAM Card with Two Rechargeable Batteries Datasheet SRAM Card with Two Rechargeable Batteries Version 1.3 Preliminary Version 1.3 Page1 Document Version Version Description Date Editor Approved by 1.0 Preliminary 25, Mar., 2009 Amos Chung Alvin

More information

PCMCIA / JEIDA SRAM Card

PCMCIA / JEIDA SRAM Card PCMCIA / JEIDA SRAM Card Product Specification June 2009 PRETEC/C-ONE Technology Corp. Corporate Headquarters 8F, NO5, Lane 345, Yang Guang St., Neihu, Taipei,Taiwan TEL: +886-2-2659-4380 Fax: +886-2-2659-4390

More information

V103 TRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEO. General Description. Features. Block Diagram

V103 TRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEO. General Description. Features. Block Diagram General Descripion The V103 LVDS display inerface ransmier is primarily designed o suppor pixel daa ransmission beween a video processing engine and a digial video display. The daa rae suppors up o SXGA+

More information

MIC2569. Features. General Description. Applications. Typical Application. CableCARD Power Switch

MIC2569. Features. General Description. Applications. Typical Application. CableCARD Power Switch CableCARD Power Swich General Descripion is designed o supply power o OpenCable sysems and CableCARD hoss. These CableCARDs are also known as Poin of Disribuion (POD) cards. suppors boh Single and Muliple

More information

MUX 1. GENERAL DESCRIPTION

MUX 1. GENERAL DESCRIPTION 256Mb Async./Burs/Sync./A/D MUX 1. GENERAL DESCRIPTION Winbond x16 ADMUX producs are high-speed, CMOS pseudo-saic random access memory developed for lowpower, porable applicaions. The device has a DRAM

More information

Location. Electrical. Loads. 2-wire mains-rated. 0.5 mm² to 1.5 mm² Max. length 300 m (with 1.5 mm² cable). Example: Belden 8471

Location. Electrical. Loads. 2-wire mains-rated. 0.5 mm² to 1.5 mm² Max. length 300 m (with 1.5 mm² cable). Example: Belden 8471 Produc Descripion Insallaion and User Guide Transiser Dimmer (454) The DIN rail mouned 454 is a 4channel ransisor dimmer. I can operae in one of wo modes; leading edge or railing edge. All 4 channels operae

More information

LD7832A 4/17/2013. High Power Factor LED Controller with HV Start-up. General Description. Features. Applications. Typical Application REV: 00

LD7832A 4/17/2013. High Power Factor LED Controller with HV Start-up. General Description. Features. Applications. Typical Application REV: 00 4/17/2013 High Power Facor LED Conroller wih HV Sar-up REV: 00 General Descripion The is a buck soluion wih high PFC conrol for LED lighing. I feaures HV sar-up, easy o design wih minimum cos and PCB size.

More information

Dimmer time switch AlphaLux³ D / 27

Dimmer time switch AlphaLux³ D / 27 Dimmer ime swich AlphaLux³ D2 426 26 / 27! Safey noes This produc should be insalled in line wih insallaion rules, preferably by a qualified elecrician. Incorrec insallaion and use can lead o risk of elecric

More information

AT28C16. 16K (2K x 8) CMOS E 2 PROM. Features. Description. Pin Configurations

AT28C16. 16K (2K x 8) CMOS E 2 PROM. Features. Description. Pin Configurations Features Fast Read Access Time - 150 ns Fast Byte Write - 200 µs or 1 ms Self-Timed Byte Write Cycle Internal Address and Data Latches Internal Control Timer Automatic Clear Before Write Direct Microprocessor

More information

White Electronic Designs

White Electronic Designs PCMCIA Memory Card SRA Series MEMORY CARD 256KB THROUGH 8MB FEATURES High Performance memory Card Single 5 Volt Supply (3.3V/5V operation is available as an option) Fast Access times: 150ns x8/x16 PCMCIA

More information

AT29C K (32K x 8) 5-volt Only CMOS Flash Memory. Features. Description. Pin Configurations

AT29C K (32K x 8) 5-volt Only CMOS Flash Memory. Features. Description. Pin Configurations Features Fast Read Access Time - 70 ns 5-Volt-Only Reprogramming Page Program Operation Single Cycle Reprogram (Erase and Program) Internal Address and Data Latches for 64-Bytes Internal Program Control

More information

LP621024E-I Series 128K X 8 BIT CMOS SRAM. Document Title 128K X 8 BIT CMOS SRAM. Revision History. AMIC Technology, Corp.

LP621024E-I Series 128K X 8 BIT CMOS SRAM. Document Title 128K X 8 BIT CMOS SRAM. Revision History. AMIC Technology, Corp. 128K X 8 BIT CMOS SRAM Document Title 128K X 8 BIT CMOS SRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue January 14, 2008 Preliminary 1.0 Final version release September 21, 2010

More information

Rev. No. History Issue Date Remark

Rev. No. History Issue Date Remark Preliminary 512K X 8 OTP CMOS EPROM Document Title 512K X 8 OTP CMOS EPROM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue June 17, 1998 Preliminary 1.0 Change CE from VIL to VIH

More information

A23W8308. Document Title 262,144 X 8 BIT CMOS MASK ROM. Revision History. Rev. No. History Issue Date Remark

A23W8308. Document Title 262,144 X 8 BIT CMOS MASK ROM. Revision History. Rev. No. History Issue Date Remark Preliminary 262,144 X 8 BIT CMOS MASK ROM Document Title 262,144 X 8 BIT CMOS MASK ROM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue November 11, 1999 Preliminary PRELIMINARY (November,

More information

Elite Acoustics Engineering A4-8 Live-Performance Studio Monitor with 4 Channels, Mixer, Effects, and Bluetooth Quick Start Guide

Elite Acoustics Engineering A4-8 Live-Performance Studio Monitor with 4 Channels, Mixer, Effects, and Bluetooth Quick Start Guide Elie Acousics Engineering A4-8 Live-Performance Sudio Monior wih 4 Channels, Mixer, Effecs, and Blueooh Quick Sar Guide WHAT IS IN THE BOX Your A4-8 package conains he following: (1) Speaker (1) 12V AC

More information

PCMCIA Flash Memory Card

PCMCIA Flash Memory Card Memory Card General Description 256KB through 8MB The WEDC Series (SRA) memory cards offer a high performance nonvolatile storage solution for code and data storage, disk caching, and write intensive mobile

More information

128Kx8 CMOS MONOLITHIC EEPROM SMD

128Kx8 CMOS MONOLITHIC EEPROM SMD 128Kx8 CMOS MONOLITHIC EEPROM SMD 5962-96796 WME128K8-XXX FEATURES Read Access Times of 125, 140, 150, 200, 250, 300ns JEDEC Approved Packages 32 pin, Hermetic Ceramic, 0.600" DIP (Package 300) 32 lead,

More information

Overview of Board Revisions

Overview of Board Revisions s Sysem Overview MicroAuoBox Embedded PC MicroAuoBox II can be enhanced wih he MicroAuoBox Embedded PC. The MicroAuoBox EmbeddedPC is powered via he MicroAuoBox II power inpu connecor. Wih he common power

More information

AT24C01A/02/04/08/16. 2-Wire Serial CMOS E 2 PROM. Features. Description. Pin Configurations. 1K (128 x 8) 2K (256 x 8) 4K (512 x 8) 8K (1024 x 8)

AT24C01A/02/04/08/16. 2-Wire Serial CMOS E 2 PROM. Features. Description. Pin Configurations. 1K (128 x 8) 2K (256 x 8) 4K (512 x 8) 8K (1024 x 8) AT24C01A/02/04/08/16 Features Low Voltage and Standard Voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V) 2.5 (V CC = 2.5V to 5.5V) 1.8 (V CC = 1.8V to 5.5V) Internally Organized 128

More information

FEATURES. Single Power Supply Operation - Low voltage range: 2.70 V V

FEATURES. Single Power Supply Operation - Low voltage range: 2.70 V V FEATURES Single Power Supply Operation - Low voltage range: 2.70 V - 3.60 V - IS39LV040: 512K x 8 (4 Mbit) - IS39LV010: 128K x 8 (1 Mbit) - IS39LV512: 64K x 8 (512 Kbit) - 70 ns access time - Uniform 4

More information

PCMCIA 2.1 Compliant Low Power SRAM Memory Cards 512 K through 2 Megabyte Cards with Rechargeable Battery and Isolated Control Line Circuit Feature

PCMCIA 2.1 Compliant Low Power SRAM Memory Cards 512 K through 2 Megabyte Cards with Rechargeable Battery and Isolated Control Line Circuit Feature PCMCIA 2.1 Compliant Low Power SRAM Memory Cards 512 K through 2 Megabyte Cards with Rechargeable Battery and Isolated Control Line Circuit Feature Description These products are high quality PCMCIA 2.1

More information

2-Megabit (256K x 8) 5-volt Only CMOS Flash Memory AT29C020. Features. Description. Pin Configurations

2-Megabit (256K x 8) 5-volt Only CMOS Flash Memory AT29C020. Features. Description. Pin Configurations Features Fast Read Access Time - 90 ns 5-Volt-Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (256 bytes/sector) Internal Address and Data Latches for

More information

Bulletin 700-HA Plug-in Style Relays

Bulletin 700-HA Plug-in Style Relays Bullein 00-HA Bullein 00-HA or Changeover s Tube Base Socke Mouning Muli-Range Time and Surge Suppressor Modules Table of Conens Descripion Page Descripion Page Overview...........................................

More information

16Mbit, 512KX32 CMOS S-RAM MODULE

16Mbit, 512KX32 CMOS S-RAM MODULE 16Mbit, 512KX32 CMOS S-RAM MODULE Features Access Times: 25, 35 and 45ns Package Options: 66-Pin Ceramic PGA 1.385" SQ 66-Pin Ceramic PGA 1.173" SQ 68-Lead Ceramic QFP 0.88" SQ Fit & Function JEDEC 68-CQFP

More information

S-2812A/2817A. Rev.1.1. CMOS 16K-bit PARALLEL E 2 PROM

S-2812A/2817A. Rev.1.1. CMOS 16K-bit PARALLEL E 2 PROM Rev.1.1 CMOS 16K-bit PARALLEL E 2 PROM The S-2812A and the S-2817A are low power 2K 8-bit parallel E 2 PROMs. The S-2812A features wide operating voltage range, and the S-2817A features 5-V single power

More information

ENDA ETM442 DIGITAL TIMER

ENDA ETM442 DIGITAL TIMER Read his documen carefully before using his device. The guaranee will be expired by damaging of he device if you don' aend o he direcions in he user manual. Also we don' accep any compensaions for personal

More information

ENDA ETM742 DIGITAL TIMER

ENDA ETM742 DIGITAL TIMER Read his documen carefully before using his device. The guaranee will be expired by damaging of he device if you don' aend o he direcions in he user manual. Also we don' accep any compensaions for personal

More information

16Mbit, 512KX32 CMOS S-RAM MODULE

16Mbit, 512KX32 CMOS S-RAM MODULE 16Mbit, 512KX32 CMOS S-RAM MODULE Features Access Times: 17 and 20ns Package Options: 66-Pin Ceramic PGA 1.080" SQ 66-Pin Ceramic PGA 1.173" SQ 68-Lead Ceramic QFP 0.88" SQ Fit & Function JEDEC 68-CQFJ

More information

MX27C K-BIT [32K x 8] CMOS EPROM FEATURES GENERAL DESCRIPTION BLOCK DIAGRAM PIN CONFIGURATIONS PIN DESCRIPTION

MX27C K-BIT [32K x 8] CMOS EPROM FEATURES GENERAL DESCRIPTION BLOCK DIAGRAM PIN CONFIGURATIONS PIN DESCRIPTION FEATURES 32K x 8 organization Single +5V power supply +125V programming voltage Fast access time: 45/55/70/90/100/120/150 ns Totally static operation Completely TTL compatible 256K-BIT [32K x 8] CMOS EPROM

More information

White Electronic Designs

White Electronic Designs 12Kx32 EEPROM MODULE, SMD 5962-9455 FEATURES Access Times of 120**, 140, 150, 200, 250, 300ns Packaging: 66-pin, PGA Type, 27.3mm (1.075") square, Hermetic Ceramic HIP (Package 400) 6 lead, 22.4mm sq.

More information

PART 1 REFERENCE INFORMATION CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONITOR

PART 1 REFERENCE INFORMATION CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONITOR . ~ PART 1 c 0 \,).,,.,, REFERENCE NFORMATON CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONTOR n CONTROL DATA 6400 Compuer Sysems, sysem funcions are normally handled by he Monior locaed in a Peripheral

More information

512KX8 CMOS S-RAM (Monolithic)

512KX8 CMOS S-RAM (Monolithic) 512KX8 CMOS S-RAM (Monolithic) Features Access Times: 55, 70, 85 and 100ns Package Option: 32-Pin Ceramic DIP, JEDEC Approved Pinout 36-Lead Ceramic SOJ JEDEC Approved Revolutionary Pinout 32-Lead Ceramic

More information

Voltair Version 2.5 Release Notes (January, 2018)

Voltair Version 2.5 Release Notes (January, 2018) Volair Version 2.5 Release Noes (January, 2018) Inroducion 25-Seven s new Firmware Updae 2.5 for he Volair processor is par of our coninuing effors o improve Volair wih new feaures and capabiliies. For

More information

AT28C K (32K x 8) Paged CMOS E 2 PROM. Features. Description. Pin Configurations

AT28C K (32K x 8) Paged CMOS E 2 PROM. Features. Description. Pin Configurations AT28C256 Features Fast Read Access Time - 150 ns Automatic Page Write Operation Internal Address and Data Latches for 64-Bytes Internal Control Timer Fast Write Cycle Times Page Write Cycle Time: 3 ms

More information

PCMCIA Flash Memory Card

PCMCIA Flash Memory Card Eight Bit Flash Memory Card (Intel based) General Description 512KB, 1, 2, 4 and 8 MEGABYTE Features The FEA Econo Flash card series offers a low cost and high performance eight bit linear Flash solid

More information

ETD-BL-1T-OFF-CC-... Timer relay with off delay (with control contact) and adjustable time. INTERFACE Data sheet _en_01. 1 Description.

ETD-BL-1T-OFF-CC-... Timer relay with off delay (with control contact) and adjustable time. INTERFACE Data sheet _en_01. 1 Description. Timer relay wih off delay (wih conrol conac) and adjusable ime INTERFACE Daa shee 103617_en_01 1 Descripion PHOENIX CONTACT - 09/2009 Feaures Compac ime relay in he 6.2 mm housing in order o conrol ime

More information

Rev. No. History Issue Date Remark

Rev. No. History Issue Date Remark 128K X 8 BIT LOW VOLTAGE CMOS SRAM ocument Title 128K X 8 BIT LOW VOLTAGE CMOS SRAM Revision History Rev. No. History Issue ate Remark 0.0 Initial issue February 19, 2002 Preliminary 0.1 Add 32L Pb-Free

More information

MB86297A Carmine Timing Analysis of the DDR Interface

MB86297A Carmine Timing Analysis of the DDR Interface Applicaion Noe MB86297A Carmine Timing Analysis of he DDR Inerface Fujisu Microelecronics Europe GmbH Hisory Dae Auhor Version Commen 05.02.2008 Anders Ramdahl 0.01 Firs draf 06.02.2008 Anders Ramdahl

More information

1-megabit (64K x 16) 5-volt Only Flash Memory AT49F1024A Features Description Pin Configurations

1-megabit (64K x 16) 5-volt Only Flash Memory AT49F1024A Features Description Pin Configurations BDTIC www.bdtic.com/atmel Features Single-voltage Operation 5V Read 5V Reprogramming Fast Read Access Time 45 ns Internal Program Control and Timer 8K Word Boot Block with Lockout Fast Erase Cycle Time

More information

High Speed CAN Transceiver with Wake and Failure Detection

High Speed CAN Transceiver with Wake and Failure Detection 1 Overview Feaures HS CAN Transceiver wih daa ransmission rae up o 1 MBaud Complian o ISO 11898-5 Very low power consumpion in Sleep mode Bus Wake-Up and local Wake-Up Inhibi oupu o conrol exernal circuiry

More information

TLE6251-3G. Data Sheet. Automotive Power. High Speed CAN-Transceiver with Wake and Failure Detection. Rev. 1.1,

TLE6251-3G. Data Sheet. Automotive Power. High Speed CAN-Transceiver with Wake and Failure Detection. Rev. 1.1, High Speed CAN-Transceiver wih Wake and Failure Deecion Daa Shee Rev. 1.1, 2011-06-06 Auomoive Power Table of Conens 1 Overview....................................................................... 3

More information

1 Megabit (128K x8) Page-Mode EEPROM SST29EE010 / SST29LE010 / SST29VE010

1 Megabit (128K x8) Page-Mode EEPROM SST29EE010 / SST29LE010 / SST29VE010 Megabit (K x) Page-Mode EEPROM FEAURES: Single Voltage Read and Write Operations.0V-only for the SSEE00.0-.V for the SSLE00.-.V for the SSVE00 Superior Reliability Endurance: 00,000 Cycles (typical) Greater

More information

AS6C K X 8 BIT LOW POWER CMOS SRAM

AS6C K X 8 BIT LOW POWER CMOS SRAM REVISION HISTORY Revision Description Issue Date Rev. 1.0 Rev. 1.1 Initial Issue Add package 48-ball 8mm 10mm TFBGA Revised ORDERING INFORMATION in page 11 Jan.09.2012 July.12.2013 0 FEATURES Fast access

More information

IMM2G64D3LSOD8AG (Die Revision C) 16GByte (2048M x 64 Bit)

IMM2G64D3LSOD8AG (Die Revision C) 16GByte (2048M x 64 Bit) Daashee Rev. 1.0 2018 IMM2G64D3LSOD8AG (Die Revision C) 16GBye (2048M x 64 Bi) 16GB DDR3 Unbuffered SO-DIMM RoHS Complian Produc Remark: Please refer o he las page of he i) Conens ii) Lis of Table iii)

More information

HM628128BI Series. 131,072-word 8-bit High speed CMOS Static RAM

HM628128BI Series. 131,072-word 8-bit High speed CMOS Static RAM 131,072-word 8-bit High speed CMOS Static RAM ADE-203-363A(Z) Rev. 1.0 Apr. 28, 1995 The Hitachi HM628128BI is a CMOS static RAM organized 131,072-word 8-bit. It realizes higher density, higher performance

More information

DATASHEET X80120, X Features. Applications. Pinout. Ordering Information

DATASHEET X80120, X Features. Applications. Pinout. Ordering Information DTSHEET X80120, X80121 Volage Supervisor/Sequencer Dual Programmable Time Delay wih Local/Remoe Volage Moniors FN8151 Rev 0.00 The X80120 is a volage supervisor/sequencer wih wo buil in volage moniors.

More information

TRANSFORMER TEST SYSTEMS

TRANSFORMER TEST SYSTEMS TRANSFORMER TEST SYSTEMS 20203 TRANSFORMER TEST SYSTEMS FROM PHENIX Broad Range Covers Mos Applicaions PHENIX Technologies offers a complee line of Transformer Tes Sysems, from a small porable uni wih

More information

LP62S16256G-I Series. Document Title 256K X 16 BIT LOW VOLTAGE CMOS SRAM. Revision History. Rev. No. History Issue Date Remark

LP62S16256G-I Series. Document Title 256K X 16 BIT LOW VOLTAGE CMOS SRAM. Revision History. Rev. No. History Issue Date Remark Preliminary 256K X 16 BIT LOW VOLTAGE CMOS SRAM ocument Title 256K X 16 BIT LOW VOLTAGE CMOS SRAM Revision History Rev. No. History Issue ate Remark 0.0 Initial issue June 2, 2006 Preliminary PRELIMINARY

More information

TLE9250V. 1 Overview. High Speed CAN FD Transceiver. Qualified for Automotive Applications according to AEC-Q100

TLE9250V. 1 Overview. High Speed CAN FD Transceiver. Qualified for Automotive Applications according to AEC-Q100 High Speed CAN FD Transceiver 1 Overview Qualified for Auomoive Applicaions according o AEC-Q100 Feaures Fully complian o ISO 11898-2 (2016) and SAE J2284-4/-5 Reference device and par of Ineroperabiliy

More information

512K bitstwo-wire Serial EEPROM

512K bitstwo-wire Serial EEPROM General Description The provides 524,288 bits of serial electrically erasable and programmable read-only memory (EEPROM), organized as 65,536 words of 8 bits each. The device is optimized for use in many

More information

LINEAR FLASH MEMORY CARD

LINEAR FLASH MEMORY CARD LINEAR FLASH MEMORY CARD SERIES-II (Fx2xxx) Product Specification Preliminary i Documentation History Version Description Date Written By 1.0 New Issue Aug. 2006 Greg Liu ii Contents 1. FEATURES / GENERAL

More information

Using CANopen Slave Driver

Using CANopen Slave Driver CAN Bus User Manual Using CANopen Slave Driver V1. Table of Conens 1. SDO Communicaion... 1 2. PDO Communicaion... 1 3. TPDO Reading and RPDO Wriing... 2 4. RPDO Reading... 3 5. CANopen Communicaion Parameer

More information

Connections, displays and operating elements. Status LEDs (next to the keys)

Connections, displays and operating elements. Status LEDs (next to the keys) GB Connecions, displays and operaing elemens A Push-buon plus Sysem M Operaing insrucions 1 2 1 2 3 4 5 6 7 8 C B A 4 Inser he bus erminal ino he connecion of pushbuon A. 5 Inser he push-buon ino he frame.

More information

Order code M F Type of relay

Order code M F Type of relay elay niversal MF for Curren Monioring elay niversal MF2 for Curren Monioring Sandard ype Large conac gap, swiching volage herefore 400 VAC Monioring of DC and AC currens Order Code Order code M F 2 0 40

More information

Ins Net2 plus control unit

Ins Net2 plus control unit S ns 0 Server Link 00 0/00 Eherne End of Line Terminaion RS485 Nework xi -4V. Ins-30080 Ne plus conrol uni C auion: For DC readers y Inruder Ne plus O u pus r Powe DC Only Relay C onac E Buo n P SU/ Page

More information

IMM4G72D3LRDQ4AG (Die Revision C) 32GByte (4096M x 72 Bit)

IMM4G72D3LRDQ4AG (Die Revision C) 32GByte (4096M x 72 Bit) Daashee Rev. 1.0 2018 IMM4G72D3LRDQ4AG (Die Revision C) 32GBye (4096M x 72 Bi) 32GB DDR3 Regisered DIMM RoHS Complian Produc Remark: Please refer o he las page of he i) Conens ii) Lis of Table iii) Lis

More information

USBFC (USB Function Controller)

USBFC (USB Function Controller) USBFC () EIFUFAL501 User s Manual Doc #: 88-02-E01 Revision: 2.0 Dae: 03/24/98 (USBFC) 1. Highlighs... 4 1.1 Feaures... 4 1.2 Overview... 4 1.3 USBFC Block Diagram... 5 1.4 USBFC Typical Sysem Block Diagram...

More information

Temperature Controller EXPERT-VT212 USER'S MANUAL

Temperature Controller EXPERT-VT212 USER'S MANUAL Temperaure Conroller USER'S MANUAL TABLE OF CONTENTS Page 1. PRECAUTIONS... 6 2. FEATURES... 7 3. LOCATION OF THE CONTROLS... 9 4. MOUNTING INSTRUCTIONS...12 4.1 CONNECTIONS... 12 5. CONTROLLER SETUP...14

More information

1-Megabit (128K x 8) Low Voltage Paged Parallel EEPROMs AT28LV010

1-Megabit (128K x 8) Low Voltage Paged Parallel EEPROMs AT28LV010 BDTIC www.bdtic.com/atmel Features Single 3.3V ± 10% Supply Fast Read Access Time 200 ns Automatic Page Write Operation Internal Address and Data Latches for 128 Bytes Internal Control Timer Fast Write

More information

1. Function 1. Push-button interface 4g.plus. Push-button interface 4-gang plus. 2. Installation. Table of Contents

1. Function 1. Push-button interface 4g.plus. Push-button interface 4-gang plus. 2. Installation. Table of Contents Chaper 4: Binary inpus 4.6 Push-buon inerfaces Push-buon inerface Ar. no. 6708xx Push-buon inerface 2-gang plus Push-buon inerfacechaper 4:Binary inpusar. no.6708xxversion 08/054.6Push-buon inerfaces.

More information

PROCESS AUTOMATION MANUAL TIMER RELAY KF**-DU-EX1.D ISO9001

PROCESS AUTOMATION MANUAL TIMER RELAY KF**-DU-EX1.D ISO9001 PROCESS AUTOMATION MANUAL TIMER RELAY KF**-DU-EX1.D ISO9001 Wih regard o he supply of producs, he curren issue of he following documen is applicable: The general erms of delivery for producs and services

More information

ICE27C Megabit(128KX8) OTP EPROM

ICE27C Megabit(128KX8) OTP EPROM 1- Megabit(128KX8) OTP EPROM Description The is a low-power, high-performance 1M(1,048,576) bit one-time programmable read only memory (OTP EPROM) organized as 128K by 8 bits. It is single 5V power supply

More information

AS6C6264 8K X 8 BIT LOW POWER CMOS SRAM REVISION HISTORY. Feb

AS6C6264 8K X 8 BIT LOW POWER CMOS SRAM REVISION HISTORY. Feb REVISION HISTORY Revision Description Issue Date 1.0 Initial issue Feb 2007 2.0 Add-in industrial temperature option for 28-pin 600 July 2017 mil PDIP. Standby current(isb1) reduced to be 20uA for I-grade

More information

Am27C128. Advanced Micro Devices. 128 Kilobit (16,384 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL

Am27C128. Advanced Micro Devices. 128 Kilobit (16,384 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL FINAL 128 Kilobit (16,384 x 8-Bit) CMOS EPROM Advanced Micro Devices DISTINCTIVE CHARACTERISTICS Fast access time 45 ns Low power consumption 20 µa typical CMOS standby current JEDEC-approved pinout Single

More information

Connections, displays and operating elements. 3 aux. 5 aux.

Connections, displays and operating elements. 3 aux. 5 aux. Taser PlusKapiel3:Taser3.1Taser Plus Meren2005V6280-561-0001/08 GB Connecions, displays and operaing elemens Taser Plus Arec/Anik/Trancen Operaing insrucions A 1 2 1 2 3 4 5 6 C B A B 3 aux. 7 8 9 aux.

More information

My-MS. MM27C ,072 x 8 CMOS EPROM PRELIMINARY INFORMATION ISSI IS27C010 FEATURES DESCRIPTION FUNCTIONAL BLOCK DIAGRAM

My-MS. MM27C ,072 x 8 CMOS EPROM PRELIMINARY INFORMATION ISSI IS27C010 FEATURES DESCRIPTION FUNCTIONAL BLOCK DIAGRAM IS27C010 ISSI MM27C010 131,072 x CMOS EPROM PRELIMINARY INFORMATION FEATURES Fast read access time: 90 ns JEDEC-approved pinout High-speed write programming Typically less than 16 seconds 5V ±10% power

More information

8K X 8 BIT LOW POWER CMOS SRAM

8K X 8 BIT LOW POWER CMOS SRAM February 2007 FEATURES Access time :55ns Low power consumption: Operation current : 15mA (TYP.), VCC = 3.0V Standby current : 1µ A (TYP.), VCC = 3.0V Wide range power supply : 2.7 ~ 5.5V Fully Compatible

More information

ISSI IS25C02 IS25C04 2K-BIT/4K-BIT SPI SERIAL ELECTRICALLY ERASABLE PROM FEATURES DESCRIPTION. Advanced Information January 2005

ISSI IS25C02 IS25C04 2K-BIT/4K-BIT SPI SERIAL ELECTRICALLY ERASABLE PROM FEATURES DESCRIPTION. Advanced Information January 2005 2K-BIT/4K-BIT SPI SERIAL ELECTRICALLY ERASABLE PROM January 2005 FEATURES Serial Peripheral Interface (SPI) Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) Low power CMOS Active current less than 3.0

More information

Am27C020. Advanced Micro Devices. 2 Megabit (262,144 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL

Am27C020. Advanced Micro Devices. 2 Megabit (262,144 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL FINAL 2 Megabit (262,144 x 8-Bit) CMOS EPROM Advanced Micro Devices DISTINCTIVE CHARACTERISTICS Fast access time 70 ns Low power consumption 100 µa maximum CMOS standby current JEDEC-approved pinout Plug

More information

64Mbit, 2MX32 3V Flash Memory Module

64Mbit, 2MX32 3V Flash Memory Module 64Mbit, 2MX32 3V Flash Memory Module Features 3.0V ± 10% read and write operation 1,000,000 Block Erase Cycles Access Times: 70,90,120 &150ns 4X(32 Equal Sectors of 64-Kbyte Each) Package Options: Individual

More information

Multi-Purpose Flash (MPF) + SRAM ComboMemory SST32HF162 / SST32HF164

Multi-Purpose Flash (MPF) + SRAM ComboMemory SST32HF162 / SST32HF164 FEAURES: SS32HF162 / 16416Mb Flash + 2Mb SRAM, 16Mb Flash + 4Mb SRAM (x16) MCP ComboMemory MPF + SRAM ComboMemory SS32HF162: 1M x16 Flash + 128K x16 SRAM SS32HF164: 1M x16 Flash + 256K x16 SRAM Single

More information

4-Megabit (512K x 8) 5-volt Only CMOS Flash Memory AT49F040 AT49F040T AT49F040/040T AT49F040/040T. Features. Description. Pin Configurations

4-Megabit (512K x 8) 5-volt Only CMOS Flash Memory AT49F040 AT49F040T AT49F040/040T AT49F040/040T. Features. Description. Pin Configurations Features Single Voltage Operation 5V Read 5V Reprogramming Fast Read Access Time - 70 ns Internal Program Control and Timer 16K bytes Boot Block With Lockout Fast Erase Cycle Time - 10 seconds Byte By

More information

IMM2G72D3LRVQ8AG (Die Revision C) 16GByte (2048M x 72 Bit)

IMM2G72D3LRVQ8AG (Die Revision C) 16GByte (2048M x 72 Bit) Daashee Rev. 1.0 2018 IMM2G72D3LRVQ8AG (Die Revision C) 16GBye (2048M x 72 Bi) 16GB DDR3 VLP Regisered DIMM RoHS Complian Produc Remark: Please refer o he las page of he i) Conens ii) Lis of Table iii)

More information

1-Megabit (128K x 8) 5-volt Only Flash Memory AT29C010A. Features. Description. Pin Configurations

1-Megabit (128K x 8) 5-volt Only Flash Memory AT29C010A. Features. Description. Pin Configurations Features Fast Read Access Time - 70 ns 5-Volt Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (128 bytes/sector) Internal Address and Data Latches for

More information

DS1225Y 64k Nonvolatile SRAM

DS1225Y 64k Nonvolatile SRAM 19-5603; Rev 10/10 NOT RECOMMENDED FOR NEW DESIGNS 64k Nonvolatile SRAM www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during

More information

LY68L M Bits Serial Pseudo-SRAM with SPI and QPI

LY68L M Bits Serial Pseudo-SRAM with SPI and QPI REVISION HISTORY Revision Description Issue Date Rev. 0.1 Initial Issued May.6. 2016 Rev. 0.2 Revised typos May.19. 2016 Revised the address bit length from 32 bits to 24 bits Oct.13. 2016 0 FEATURES GENERAL

More information

256K x 16 4Mb Asynchronous SRAM

256K x 16 4Mb Asynchronous SRAM FP-BGA Commercial Temp Industrial Temp 256K x 16 4Mb Asynchronous SRAM GS74117AX 8, 10, 12 ns 3.3 V V DD Center V DD and V SS Features Fast access time: 8, 10, 12 ns CMOS low power operation: 130/105/95

More information

Timers CT Range. CT-D Range. Electronic timers. CT-D Range. Phone: Fax: Web: -

Timers CT Range. CT-D Range. Electronic timers. CT-D Range. Phone: Fax: Web:  - CT-D Range Timers CT-D Range Elecronic imers Characerisics Diversiy: mulifuncion imers 0 single-funcion imers Conrol supply volages: Wide range: -0 V AC/DC Muli range: -8 V DC, 7 ime ranges from 0.0s o

More information

Outline. EECS Components and Design Techniques for Digital Systems. Lec 06 Using FSMs Review: Typical Controller: state

Outline. EECS Components and Design Techniques for Digital Systems. Lec 06 Using FSMs Review: Typical Controller: state Ouline EECS 5 - Componens and Design Techniques for Digial Sysems Lec 6 Using FSMs 9-3-7 Review FSMs Mapping o FPGAs Typical uses of FSMs Synchronous Seq. Circuis safe composiion Timing FSMs in verilog

More information

4Mbit, 512KX8 5V Flash Memory (Monolithic)

4Mbit, 512KX8 5V Flash Memory (Monolithic) 4Mbit, 512KX8 5V Flash Memory (Monolithic) Features 5V Programming, 5V±10% Supply TTL Compatible Inputs and CMOS Outputs Access Times: 90, 120 and 150ns Low Vcc Write Inhibit 3.2v 8 Equal Size Sectors

More information

16Mb(1M x 16 bit) Low Power SRAM

16Mb(1M x 16 bit) Low Power SRAM 16Mb(1M x 16 bit) Low Power SRAM INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING

More information

Am27C512. Advanced Micro Devices. 512 Kilobit (65,536 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL

Am27C512. Advanced Micro Devices. 512 Kilobit (65,536 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL FINAL 512 Kilobit (65,536 x 8-Bit) CMOS EPROM Advanced Micro Devices DISTINCTIVE CHARACTERISTICS Fast access time 55 ns Low power consumption 20 µa typical CMOS standby current JEDEC-approved pinout Single

More information

Linear FLASH Data Sheet

Linear FLASH Data Sheet Linear FLASH Data Sheet Envoy Data s FLA Series Flash memory cards offer high density linear Flash solid state storage solutions for code and data storage, high performance disk emulation and execute in

More information

ISSI Preliminary Information January 2006

ISSI Preliminary Information January 2006 2K-BIT/4K-BIT SPI SERIAL ELECTRICALLY ERASABLE PROM January 2006 FEATURES Serial Peripheral Interface (SPI) Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) Low-voltage Operation Vcc = 1.8V to 5.5V Low

More information

25AA160A/B, 25LC160A/B

25AA160A/B, 25LC160A/B Device Selection Table 25AAA/B, 25LCA/B 16K SPI Bus Serial EEPROM Part Number VCC Range Page Size Temp. Ranges Packages 25LCA 2.5-5.5V 16 Byte I,E P, SN, ST, MS 25AAA 1.8-5.5V 16 Byte I P, SN, ST, MS 25LCB

More information

ACT S512K32 High Speed 16 Megabit SRAM Multichip Module

ACT S512K32 High Speed 16 Megabit SRAM Multichip Module ACT S512K32 High Speed 16 Megabit SRAM Multichip Module Features 4 Low Power CMOS 512K x 8 SRAMs in one MCM Factory configured as 512K x 32; User configurable as 1M x 16 or 2M x 8 Input and Output TTL

More information

CMOS SRAM. K6T4008C1B Family. Document Title. Revision History. 512Kx8 bit Low Power CMOS Static RAM. Revision No. History. Remark. Draft Date 0.

CMOS SRAM. K6T4008C1B Family. Document Title. Revision History. 512Kx8 bit Low Power CMOS Static RAM. Revision No. History. Remark. Draft Date 0. Document Title 512Kx8 bit Low Power CMOS Static RAM Revision History Revision No. History Draft Date Remark 0.0 Initial Draft December 7, 1996 Advance 0.1 Revise - Changed Operating current by reticle

More information

CMOS Static RAM 1 Meg (128K x 8-Bit) Revolutionary Pinout

CMOS Static RAM 1 Meg (128K x 8-Bit) Revolutionary Pinout CMOS Static RAM 1 Meg (K x -Bit) Revolutionary Pinout IDT714 Features K x advanced high-speed CMOS static RAM JEDEC revolutionary pinout (center power/gnd) for reduced noise Equal access and cycle times

More information

AT49BV004(T) TSOP Top View Type 1 1. AT49BV4096A(T) TSOP Top View Type 1 A16 BYTE GND I/O7 I/O14 I/O6 I/O13 I/O5 I/O12 I/O4 VCC I/O11 I/O3 I/O10 I/O2

AT49BV004(T) TSOP Top View Type 1 1. AT49BV4096A(T) TSOP Top View Type 1 A16 BYTE GND I/O7 I/O14 I/O6 I/O13 I/O5 I/O12 I/O4 VCC I/O11 I/O3 I/O10 I/O2 Features 2.7V to 3.6V Read/Write Operation Fast Read Access Time - 120 ns Internal Erase/Program Control Sector Architecture One 8K Words (16K bytes) Boot Block with Programming Lockout Two 4K Words (8K

More information

CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1,024 X 9, 2,048 X 9, 4,096 x 9 and 8,192 x 9

CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1,024 X 9, 2,048 X 9, 4,096 x 9 and 8,192 x 9 Integrated Device Technology, Inc. CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1,24 X 9, 2,48 X 9, 4,96 x 9 and 8,192 x 9 IDT72421 IDT7221 IDT72211 IDT72221 IDT72231 IDT72241 IDT72251 FEATURES: 64 x 9-bit

More information

MX23L M-BIT MASK ROM (8/16-BIT OUTPUT) FEATURES PIN CONFIGURATION PIN DESCRIPTION 44 SOP ORDER INFORMATION

MX23L M-BIT MASK ROM (8/16-BIT OUTPUT) FEATURES PIN CONFIGURATION PIN DESCRIPTION 44 SOP ORDER INFORMATION 32M-BIT MASK ROM (8/16-BIT OUTPUT) FEATURES Bit organization - 4M x 8 (byte mode) - 2M x 16 (word mode) Fast access time - Random access: 70ns (max.) - Page access: 25ns (max.) Page Size - 8 words per

More information

User Manual. RINS Software Revision >V9.26

User Manual. RINS Software Revision >V9.26 User Manual INTERNAL SIREN WARNING The Enforcer 32-WE conrol panel conains a 100 dba siren, please be aware of his when in use. RINS1503-2 Sofware Revision >V9.26 Conens Page A: Inroducion 3 B: Keypads

More information

Z1 SERIES SUPERWORLD ELECTRONICS (S) PTE LTD PG. 1 FERRITE CHIP BEADS Z 1 K R C - 1. PART NO. EXPRESSION : (e) R : Reel.

Z1 SERIES SUPERWORLD ELECTRONICS (S) PTE LTD PG. 1 FERRITE CHIP BEADS Z 1 K R C - 1. PART NO. EXPRESSION : (e) R : Reel. 1. PT NO. EPESSION : 1 K 3 - C - (a)(b)(c) (d) (e)(f) (g) (a) Series code (b) Dimension code (c) Maerial code (d) Impedance code : 3 = 3.Ω (e) : eel (f) Curren : C = 3m (g) 1: Sandard 11 ~ 99 : Inernal

More information

MB85R M Bit (128 K 8) Memory FRAM CMOS DS E DESCRIPTIONS FEATURES FUJITSU SEMICONDUCTOR DATA SHEET

MB85R M Bit (128 K 8) Memory FRAM CMOS DS E DESCRIPTIONS FEATURES FUJITSU SEMICONDUCTOR DATA SHEET FUJITSU SEMICONDUCTOR DATA SHEET DS05-13103-5E Memory FRAM CMOS 1 M Bit (128 K 8) MB85R1001 DESCRIPTIONS The MB85R1001 is an FRAM (Ferroelectric Random Access Memory) chip consisting of 131,072 words x

More information

Tiger ATA Industrial Application

Tiger ATA Industrial Application Preliminary Tiger ATA Industrial Application Product Specification December 2008 1/18 Document History Version Description Date Editor Approved by 1.0 New issue December 2008 Amos Chung Matika This document

More information

IDT71016S/NS. CMOS Static RAM 1 Meg (64K x 16-Bit)

IDT71016S/NS. CMOS Static RAM 1 Meg (64K x 16-Bit) CMOS Static RAM 1 Meg (4K x 1-Bit) IDT711S/NS Features 4K x 1 advanced high-speed CMOS Static RAM Equal access and cycle times Commercial and Industrial: //2 One Chip Select plus one Output Enable pin

More information

California PC FLASH ATA PC Card PCMCIA Full Specifications

California PC FLASH ATA PC Card PCMCIA Full Specifications CaliforniaPC.com California Peripherals & Components, Inc. WorldWide Supplier of Computer Hardware & Software Any Where. Any Temperature.* California PC FLASH ATA PCMCIA Full Specifications Industrial

More information

OPTIONS. Low Power Data Retention Mode. PIN ASSIGNMENT (Top View) I/O 16 I/O 17 I/O 18 I/O 19 I/O17 I/O18 I/O19. Vss I/O20 I/O21 I/O22 I/O23

OPTIONS. Low Power Data Retention Mode. PIN ASSIGNMENT (Top View) I/O 16 I/O 17 I/O 18 I/O 19 I/O17 I/O18 I/O19. Vss I/O20 I/O21 I/O22 I/O23 512K x 32 SRAM SRAM MEMORY ARRAY AVAILABLE AS MILITARY SPECIFICATIONS SMD 5962-94611 & 5962-95624 (Military Pinout) MIL-STD-883 FEATURES Operation with single 5V supply Vastly improved Icc Specs High speed:

More information

64K x 16 1Mb Asynchronous SRAM

64K x 16 1Mb Asynchronous SRAM TSOP, FP-BGA Commercial Temp Industrial Temp 64K x 16 1Mb Asynchronous SRAM GS71116AGP/U 7, 8, 10, 12 ns 3.3 V V DD Center V DD and V SS Features Fast access time: 7, 8, 10, 12 ns CMOS low power operation:

More information