Sound Open Firmware. Liam Girdwood - Intel

Size: px
Start display at page:

Download "Sound Open Firmware. Liam Girdwood - Intel"

Transcription

1 Sound Open Firmware Liam Girdwood - Intel

2 Sound Open Firmware is an open source audio digital signal processing frmware and driver infrastructure. 2

3 SOF Goals 1 DSP architecture and platform agnostic. Separate architecture and platform code like Linux. Abstract interfaces for architecture APIs (again like Linux). Host AP architecture and host AP OS agnostic. Drivers are generic and not coupled to any host architecture. Nothing in SOF that couples frmmare or lom level driver to any OS. Toolchain freedom Fully support open source tools GCC, Octave, M4, Qemu Also support proprietary tools - Cadence xcc and emulator, Matlab. Permissive licensing of all frmmare and most SDK code. 3

4 SOF Goals 2 Freedom for users to defne nem audio processing pipelines using opensource components and tools. Freedom for users to develop and integrate proprietary audio processing algorithms. All development done in public. Support for several CI systems to best match device and infrastructure under test. 4

5 SDK Birds Eye View 1 SOF Source Code Xtos OS Zephyr Firmmare source OS NuttX OS Android HAL XML(*.xml ) ITT OR Topology fle (*.conf) alsaplg m4 topology fle (*m4) m4 rmbox / trace Tool debugfs Qemu DSP & Host Emulator OR debug SOF Firmware Cadence Emulator Cadence Compiler ELF Image ELF Image Crosstool-NG Tool Chain Topology Metadata /lib/firmware/intel SOF Linux Driver Audio DSP SOF Firmware rimage Tool Signed Image ALSA SoC Topology IPC/Mailbox Unsigned Image Signing Tool *Note: Docker contains only the open source components Legend SOF Source Tool 3 rd Party Tool SDK Binary Image Optional Config Data SDK diagram complete SDK 5

6 SDK Birds Eye View 2 Algorithm Performance Firmmare Criteria source Matlab GNU Octave ELF Image Coefficients Alsa kcontrol SOF Linux Driver Audio DSP SOF Firmware *Note: Docker contains only the open source components SOF Test Bench Test Algorithm. Firmmare source IPC/Mailbox Legend SOF Source Tool 3 rd Party Tool SDK Binary Image Optional Config Data SDK diagram complete SDK 6

7 Firmware Overview Architecture agnostic implementation in C mith some assembler. Permissive BSD/MIT licensed code. Build time selection of features based on target (moving to use Kconfg). Scales domn to ~40kB footprint (text, data and bss). Support for user defned audio processing pipeline topologies. Dynamically loaded pipelines at runtime. Statically stitched into image for host less operation. Allom general compute and signal processing. Not just an audio FW. Image generation tools provided to Convert ELF to device specifc frmmare image formats. Sign frmmare images mith PKCS1o.5 7

8 Firmware Architecture X86 or ARM Host DSP or Discrete Chip mixer mux SOF Audio Components volume EQ ASRC buffer queue AEC/NS speaker protection splitter SRC tone Linux ASoC Audio Driver RTOS/HV Audio Driver SOF HW/IPC driver Control Data Audio Tasks IPC Configurable pipelines Generic Micro Kernel (XTOS, Zephyr, FreeRTOS, NuttX options) boot IRQs timer msg queues schd threads work queues mutex atomic services memory exceptions semaphores Platform Drivers DMA HDA I2C DMIC GNA SPI SSP USB UART GPIO 2 of 2 Firmware diagram complete diagram 8

9 Driver Overview Architecture agnostic. Dual GPL/BSD licensed code. Hardmare and physical IO abstraction, so can mork equally mell mith local MMIO and remote SPI based DSPs. Supports virtualisation through VirtIO backend and frontends (using ACRN). Driver has no hard coded assumptions about DSP pipelines or components. Topologies loaded from FS. Component confgurations can be runtime updated via ALSA kcontrols. 9

10 Driver Architecture ASoC Machine Driver codec integration board integration HW config ASoC PCM Driver topology PCMs Kcontrols DAPM Generic IPC Driver mixer stream PM pipeline IPC Audio Data DSP or Discrete Chip DSP Platform Driver doorbell mailbox IRQ code loader IO PM Physical IO layer can currently be either PCI, SPI, MMIO or VirtIO. 2 of 2 Driver diagram complete diagram o0

11 Pipeline Architecture A pipeline is a set of audio processing components and bufers that share common scheduling. Pipelines can currently be defned using M4 in a fem lines of code. Plans for GUI. m4 topology fle (*m4) M4 Topology fle (*.conf) alsaplg Topology Binary EQ coefficients loaded via ALSA binary kcontrols Standard ALSA volume kcontrols oo

12 Continuous Integration - Travis Travis CI & SOF Source Firmmare source Code m4 topology fle (*m4) Crosstool-NG Tool Chain Topology fle (*.conf) alsaplg Travis Github PR CI ELF Image ELF Image rimage Tool SOF Slim Driver Github Unsigned Image Signing Tool Signed Image Qemu DSP Emulator SOF Source Legend Tool 3 rd Party Tool SDK Binary Image *Note: Docker contains only the open source components Optional Config Data SDK diagram complete SDK o2

13 Continuous Integration - 0day 0day SOF Source Firmmare source Code m4 topology fle (*m4) Crosstool-NG Tool Chain Topology fle (*.conf) alsaplg Travis Github PR CI ELF Image ELF Image rimage Tool SOF Driver Github Unsigned Image alsabat Signing Tool Signed Image SOF Source Legend Tool 3 rd Party Tool SDK Binary Image *Note: Docker contains only the open source components Optional Config Data SDK diagram complete SDK o3

14 SOF Platforms Vendor Platform DSP Status Generic Host PC Host PC Testbench Qemu Host PC Qemu targets Currently only has support for xtensa based devices. Intel Baytrail, Cherrytrail, Brasswell 1 * Xtensa HiFi2EP Upstream, support for upto 6 I2S DAIs. Intel Intel Intel Haswell, Broadwell Apollolake, Geminilake Cannonlake, Whiskylake 1 * Xtensa HiFi2EP Upstream, need I2S integration for some codecs. 2 * Xtensa HiFi3 Upstream, support for I2S, DMIC, HDMI and HDA. 4 * Xtensa Hifi4 Upstream, support for I2S, DMIC, HDMI and HDA. Intel Suecreek HAT on Rasberry PI 2 * Xtensa HiFi4 Upstream core, boot over SPI WiP Xiaomi ARM M4 CEVA Teaklite DSP Upstreaming WiP. o4

15 SOF Processing Components (opensource) Name Generic C available SIMD support Status Volume Yes Xtensa HiFiEP, HiFi3 Upstream, can process 1 8 channels, 16, 24 and 32bit formats. SRC Yes Xtensa HiFiEP, HiFi3 Upstream. 24 and 32bit formats. FIR polyphase optimized M/N and M/N x O/P fractional rate conversions. Configuration tools upstream. FIR Yes Xtensa HiFiEP, HiFi3 16/24/32 bit formats, up to 192 taps. Configuration tools upstream. IIR Yes Planned 16/24/32 bit formats, up to 11 biquads or 22th order. Configuration tools upstream. o5

16 History Year ending Inception Platforms: Bay Trail Features: Qemu Xtensa Firmware open sourced Platforms: Cherry Trail and Braswell Features: Qemu host SOF 1.0 public release Driver open sourced Platforms: Apollo Lake, Haswell, Broadwell Features: BSD/GPL driver, topologies Became Linux Foundation project Driver upstream Platforms: Cannon Lake, Ice Lake, Sue Creek, TeakLite Features: Docker build, SOF on host o6

17 SOF Future Plans Feature Status GDB stub and tunnel. Initial firmware and kernel code in developer repository. Upstream in RPMSG Code complete, now upstreaming to SOF and Linux Loadable firmware modules Initial code in github, still WiP. Upstream in CMSIS RTOS Abstraction layer Work in progress. o7

18 Supporting Organizations Xiaomi o8

19 Firmware Preference? Linux already has a preference for opensource drivers over closed source drivers. Should this preference also be extended to opensource frmmare in the future? Selection criteria mould also have to consider :- Features. Stability. Portabilty. Some opensource frmmare could still contain binary blobs. Regulatory reasons (e.g. comply mith FCC regulations). 3rd party IP (e.g some audio processing algorithms). o9

20 Q & A Visit the booth for demo. 20

21 Qemu Heterogeneous Virtualization 2o

22 Baytrail DSP Architecture Instruction Cache Instruction RAM Xtensa HiFi 2EP core. HiFi EP Core OCP (Upstream) to/from IOSF2OCP bridge 96kB Instruction RAM 168kB Data RAM JTAG JTAG Interrupts (from shim) JTAG Trace Logic Interrupt Must be shared Tangier with IA and Xtensa Source: Sonics VMs VLV HiFi EP Core Data Cache EXT I/F Data RAM PIF PIF2AXI Control & Config signals LPE DMA_00 LPE DMA_01 64 bit AXI Master and Slave LPE Shim 4kB RF Mailbox 32 bit OCP Slave OCP Master Writes OCP Master Reads 32 bit OCP Slave OCP Master Writes OCP Master Reads A U D I O S M X 32-bit APB Slave M/N CLK 32-bit APB Slave M/N CLK 32-bit APB Slave M/N CLK SSP0 SSP1 SSP2 2 * DMACs 3 * I2S ports PCI device from host OS Firmware and host share SHIM registers Mailbox memory. 22

23 Heterogeneous Virtualisation X86 Qemu/KVM Guest OS * Audio DSP driver Codec driver Qemu IO Bridge IO, DMA IRQs Xtensa Qemu SOF Firmmare FW DMA driver FW SSP driver Firmware must be debugged alongside driver. Qemu used to virtualise drivers and firmware together. Host side almost real time. DSP side emulated. Audio Userspace FW Audio mixer VM #0 VM #1 x86 GDB On host xtensa GDB On host 23

24 Heterogeneous IO bridging X86 Qemu/KVM PCI BAR 0 /dev/shm Xtensa Qemu Guest OS * PCI BAR o /dev/shm SOF Firmmare IRQ /dev/mqueue VM #0 VM #1 x86 GDB On host xtensa GDB On host 24

25 Zero Copy Virtual Audio 25

26 Zero Copy Audio Virtualisation SOS buffer PHY pages shared with guests. Audio Bufer (on SOS) SOS bufer SG PHY pages Shared audio bufers SOS allocates SG PHY pages for guest audio buffers. Audio DMA copies directly from/to these buffers. Audio driver IPC virtio Qs Audio Driver Audio DMACs Audio HW Guest N Service OS 26

Journey from Closed to Open: Lessons Learned from Open Sourcing Sound Open Firmware

Journey from Closed to Open: Lessons Learned from Open Sourcing Sound Open Firmware Journey from Closed to Open: Lessons Learned from Open Sourcing Sound Open Firmware Mission 1.Inspire others to open source firmware. 2.Show how firmware can be open sourced. 3.Discuss common challenges

More information

HKG : OpenAMP Introduction. Wendy Liang

HKG : OpenAMP Introduction. Wendy Liang HKG2018-411: OpenAMP Introduction Wendy Liang Agenda OpenAMP Projects Overview OpenAMP Libraries Changes in Progress Future Improvements OpenAMP Projects Overview Introduction With today s sophisticated

More information

Fujitsu System Applications Support. Fujitsu Microelectronics America, Inc. 02/02

Fujitsu System Applications Support. Fujitsu Microelectronics America, Inc. 02/02 Fujitsu System Applications Support 1 Overview System Applications Support SOC Application Development Lab Multimedia VoIP Wireless Bluetooth Processors, DSP and Peripherals ARM Reference Platform 2 SOC

More information

ACRN: A Big Little Hypervisor for IoT Development

ACRN: A Big Little Hypervisor for IoT Development ACRN: A Big Little Hypervisor for IoT Development Eddie Dong, Intel Open Source Technology Center Key contributors: Christopher Cormack, Matthew Curfman, Jeff Jackson Table of Contents PART 1: ACRN Overview..

More information

Linux Driver and Embedded Developer

Linux Driver and Embedded Developer Linux Driver and Embedded Developer Course Highlights The flagship training program from Veda Solutions, successfully being conducted from the past 10 years A comprehensive expert level course covering

More information

Software Driven Verification at SoC Level. Perspec System Verifier Overview

Software Driven Verification at SoC Level. Perspec System Verifier Overview Software Driven Verification at SoC Level Perspec System Verifier Overview June 2015 IP to SoC hardware/software integration and verification flows Cadence methodology and focus Applications (Basic to

More information

ARM-KVM: Weather Report Korea Linux Forum

ARM-KVM: Weather Report Korea Linux Forum ARM-KVM: Weather Report Korea Linux Forum Mario Smarduch Senior Virtualization Architect m.smarduch@samsung.com 1 ARM-KVM This Year Key contributors Linaro, ARM Access to documentation & specialized HW

More information

QEMU for Xilinx ZynqMP. V Aug-20

QEMU for Xilinx ZynqMP. V Aug-20 QEMU for Xilinx ZynqMP Edgar E. Iglesias V2 2015-Aug-20 ZynqMP SoC New Chip (Zynq NG) Aggressive target for QEMU as early SW platform emulating WiP chip BootROMs, Boot-loaders,

More information

Designing with ALTERA SoC Hardware

Designing with ALTERA SoC Hardware Designing with ALTERA SoC Hardware Course Description This course provides all theoretical and practical know-how to design ALTERA SoC devices under Quartus II software. The course combines 60% theory

More information

Copyright 2016 Xilinx

Copyright 2016 Xilinx Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building

More information

Designing, developing, debugging ARM Cortex-A and Cortex-M heterogeneous multi-processor systems

Designing, developing, debugging ARM Cortex-A and Cortex-M heterogeneous multi-processor systems Designing, developing, debugging ARM and heterogeneous multi-processor systems Kinjal Dave Senior Product Manager, ARM ARM Tech Symposia India December 7 th 2016 Topics Introduction System design Software

More information

ECE 598 Advanced Operating Systems Lecture 4

ECE 598 Advanced Operating Systems Lecture 4 ECE 598 Advanced Operating Systems Lecture 4 Vince Weaver http://www.eece.maine.edu/~vweaver vincent.weaver@maine.edu 28 January 2016 Announcements HW#1 was due HW#2 was posted, will be tricky Let me know

More information

Software Design Challenges for heterogenic SOC's

Software Design Challenges for heterogenic SOC's Software Design Challenges for heterogenic SOC's René Janssen, Product manager Logic Technology 1 Agenda 1. Advantages of heterogenous devices 2. How to manage inter-processor communication 3. Example

More information

The World Leader in High Performance Signal Processing Solutions. DSP Processors

The World Leader in High Performance Signal Processing Solutions. DSP Processors The World Leader in High Performance Signal Processing Solutions DSP Processors NDA required until November 11, 2008 Analog Devices Processors Broad Choice of DSPs Blackfin Media Enabled, 16/32- bit fixed

More information

Linuxboot continuous integration

Linuxboot continuous integration Open Firmware Linuxboot continuous integration Jean-Marie Verdun/ITRenew Guillaume Giamarchi/ITRenew Introduction This is Work In Progress, feel free to collaborate Linuxboot Continuous Integration platform

More information

Getting Started with FreeRTOS BSP for i.mx 7Dual

Getting Started with FreeRTOS BSP for i.mx 7Dual Freescale Semiconductor, Inc. Document Number: FRTOS7DGSUG User s Guide Rev. 0, 08/2015 Getting Started with FreeRTOS BSP for i.mx 7Dual 1 Overview The FreeRTOS BSP for i.mx 7Dual is a Software Development

More information

EMBEDDED SYSTEMS WITH ROBOTICS AND SENSORS USING ERLANG

EMBEDDED SYSTEMS WITH ROBOTICS AND SENSORS USING ERLANG EMBEDDED SYSTEMS WITH ROBOTICS AND SENSORS USING ERLANG Adam Lindberg github.com/eproxus HARDWARE COMPONENTS SOFTWARE FUTURE Boot, Serial console, Erlang shell DEMO THE GRISP BOARD SPECS Hardware & specifications

More information

Use ZCU102 TRD to Accelerate Development of ZYNQ UltraScale+ MPSoC

Use ZCU102 TRD to Accelerate Development of ZYNQ UltraScale+ MPSoC Use ZCU102 TRD to Accelerate Development of ZYNQ UltraScale+ MPSoC Topics Hardware advantages of ZYNQ UltraScale+ MPSoC Software stacks of MPSoC Target reference design introduction Details about one Design

More information

Copyright 2014 Xilinx

Copyright 2014 Xilinx IP Integrator and Embedded System Design Flow Zynq Vivado 2014.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able

More information

WS_CCESSH-OUT-v1.00.doc Page 1 of 8

WS_CCESSH-OUT-v1.00.doc Page 1 of 8 Course Name: Course Code: Course Description: System Development with CrossCore Embedded Studio (CCES) and the ADI SHARC Processor WS_CCESSH This is a practical and interactive course that is designed

More information

Using SoC Vendor HALs in the Zephyr Project. Maureen Helm, NXP

Using SoC Vendor HALs in the Zephyr Project. Maureen Helm, NXP Using SoC Vendor HALs in the Zephyr Project Maureen Helm, NXP What is Zephyr Project? Small Footprint RTOS As small as 8KB Enables applications code to scale Configurable Modular Truly Open Source Apache

More information

i.mx 7 - Hetereogenous Multiprocessing Architecture

i.mx 7 - Hetereogenous Multiprocessing Architecture i.mx 7 - Hetereogenous Multiprocessing Architecture Overview Toradex Innovative Business Model Independent Companies Direct Sales Publicly disclosed Sales Prices Local Warehouses In-house HW and SW Development

More information

Using SoC Vendor HALs in the Zephyr Project. Maureen Helm, NXP

Using SoC Vendor HALs in the Zephyr Project. Maureen Helm, NXP Using SoC Vendor HALs in the Zephyr Project Maureen Helm, NXP What is Zephyr Project? Small Footprint RTOS As small as 8KB Enables applications code to scale Configurable Modular Truly Open Source Apache

More information

The Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006

The Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 The Use Of Virtual Platforms In MP-SoC Design Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 1 MPSoC Is MP SoC design happening? Why? Consumer Electronics Complexity Cost of ASIC Increased SW Content

More information

esi-risc Development Suite Getting Started Guide

esi-risc Development Suite Getting Started Guide 1 Contents 1 Contents 2 2 Overview 3 3 Starting the Integrated Development Environment 4 4 Hello World Tutorial 5 5 Next Steps 8 6 Support 10 Version 2.5 2 of 10 2011 EnSilica Ltd, All Rights Reserved

More information

Hands-On Workshop: ARM mbed

Hands-On Workshop: ARM mbed Hands-On Workshop: ARM mbed FTF-DES-F1302 Sam Grove - ARM Michael Norman Freescale J U N. 2 0 1 5 External Use Agenda What is mbed mbed Hardware mbed Software mbed Tools mbed Support and Community Hands-On

More information

Programming Multicore Systems

Programming Multicore Systems Programming Multicore Systems Enabling real time applications for multicore with the XMOS development tools 5 th September 2011 Matt Fyles XMOS Company Overview Established Fabless Semiconductor Company

More information

Audio debugging techniques

Audio debugging techniques Audio debugging techniques December 8th 2011 David Henningsson Audio Hardware Enablement Engineer Contents Audio stack overview Mixer problems Streaming problems Jack sensing Handing over What's happening

More information

IoT.js. Next generation web for connected things. Samsung Electronics Software Center Piotr Marcinkiewicz 2017

IoT.js. Next generation web for connected things. Samsung Electronics Software Center Piotr Marcinkiewicz 2017 IoT.js Next generation web for connected things Samsung Electronics Software Center Piotr Marcinkiewicz 2017 Agenda Introduction Architecture Node.js vs. IoT.js APIs You are invited Community Q&A 01 02

More information

WS_CCESSH5-OUT-v1.01.doc Page 1 of 7

WS_CCESSH5-OUT-v1.01.doc Page 1 of 7 Course Name: Course Code: Course Description: System Development with CrossCore Embedded Studio (CCES) and the ADI ADSP- SC5xx/215xx SHARC Processor Family WS_CCESSH5 This is a practical and interactive

More information

Linux Kernel Architecture

Linux Kernel Architecture Professional Linux Kernel Architecture Wolf gang Mauerer WILEY Wiley Publishing, Inc. Introduction xxvii Chapter 1: Introduction and Overview 1 Tasks of the Kernel v -- 2 Implementation Strategies 3 Elements

More information

Real Safe Times in the Jailhouse Hypervisor Unrestricted Siemens AG All rights reserved

Real Safe Times in the Jailhouse Hypervisor Unrestricted Siemens AG All rights reserved Siemens Corporate Technology Real Safe Times in the Jailhouse Hypervisor Real Safe Times in the Jailhouse Hypervisor Agenda Jailhouse introduction Safe isolation Architecture support Jailhouse application

More information

Fujitsu SOC Fujitsu Microelectronics America, Inc.

Fujitsu SOC Fujitsu Microelectronics America, Inc. Fujitsu SOC 1 Overview Fujitsu SOC The Fujitsu Advantage Fujitsu Solution Platform IPWare Library Example of SOC Engagement Model Methodology and Tools 2 SDRAM Raptor AHB IP Controller Flas h DM A Controller

More information

Introduction to gem5. Nizamudheen Ahmed Texas Instruments

Introduction to gem5. Nizamudheen Ahmed Texas Instruments Introduction to gem5 Nizamudheen Ahmed Texas Instruments 1 Introduction A full-system computer architecture simulator Open source tool focused on architectural modeling BSD license Encompasses system-level

More information

OpenAMP Discussion - Linaro2018HK. Copyright 2018 Xilinx

OpenAMP Discussion - Linaro2018HK. Copyright 2018 Xilinx OpenAMP Discussion - Linaro2018HK Agenda o SPDX Short Licenses Identifier o Coding Guideline o API Standardisation o Coprocessor Image Format o OpenAMP and Container Page 2 OpenAMP License Page 3 SPDX

More information

Welcome to the Software Overview section of the MIPS Software Training course. In this section I will discuss software and software tools you can use

Welcome to the Software Overview section of the MIPS Software Training course. In this section I will discuss software and software tools you can use Welcome to the Software Overview section of the MIPS Software Training course. In this section I will discuss software and software tools you can use in developing software for MIPS Cores 1 I want to make

More information

CEC 450 Real-Time Systems

CEC 450 Real-Time Systems CEC 450 Real-Time Systems Lecture 10 Device Interface Drivers and MMIO October 29, 2015 Sam Siewert MMIO Interfacing to Off-Chip Devices Sam Siewert 2 Embedded I/O (HW View) Analog I/O DAC analog output:

More information

A new Computer Vision Processor Chip Design for automotive ADAS CNN applications in 22nm FDSOI based on Cadence VP6 Technology

A new Computer Vision Processor Chip Design for automotive ADAS CNN applications in 22nm FDSOI based on Cadence VP6 Technology Dr.-Ing Jens Benndorf (DCT) Gregor Schewior (DCT) A new Computer Vision Processor Chip Design for automotive ADAS CNN applications in 22nm FDSOI based on Cadence VP6 Technology Tensilica Day 2017 16th

More information

Introduction to LEON3, GRLIB

Introduction to LEON3, GRLIB Introduction to LEON3, GRLIB Adi Katav akatav@kaltech.co.il 6201129 4(0) 972+ Ext 101 Introduction to LEON3, GRLIB Few words about KAL: KAL provides professional ASIC consultancy for Digital/Analog ASIC

More information

Lecture 5: Computing Platforms. Asbjørn Djupdal ARM Norway, IDI NTNU 2013 TDT

Lecture 5: Computing Platforms. Asbjørn Djupdal ARM Norway, IDI NTNU 2013 TDT 1 Lecture 5: Computing Platforms Asbjørn Djupdal ARM Norway, IDI NTNU 2013 2 Lecture overview Bus based systems Timing diagrams Bus protocols Various busses Basic I/O devices RAM Custom logic FPGA Debug

More information

Designing a Multi-Processor based system with FPGAs

Designing a Multi-Processor based system with FPGAs Designing a Multi-Processor based system with FPGAs BRINGING BRINGING YOU YOU THE THE NEXT NEXT LEVEL LEVEL IN IN EMBEDDED EMBEDDED DEVELOPMENT DEVELOPMENT Frank de Bont Trainer / Consultant Cereslaan

More information

Introduction to Embedded System Design using Zynq

Introduction to Embedded System Design using Zynq Introduction to Embedded System Design using Zynq Zynq Vivado 2015.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able

More information

Track Three Building a Rich UI Based Dual Display Video Player with the Freescale i.mx53 using LinuxLink

Track Three Building a Rich UI Based Dual Display Video Player with the Freescale i.mx53 using LinuxLink Track Three Building a Rich UI Based Dual Display Video Player with the Freescale i.mx53 using LinuxLink Session 1 How to capture your initial Linux based product requirements and quickly build a custom

More information

Designing with ALTERA SoC

Designing with ALTERA SoC Designing with ALTERA SoC תיאורהקורס קורסזהמספקאתכלהידע התיאורטיוהמעשילתכנוןרכיביSoC שלחברתALTERA תחתסביבת הפיתוחII.Quartus הקורסמשלב 60% תיאוריהו- 40% עבודה מעשית עללוחותפיתוח.SoC הקורסמתחילבסקירתמשפחותרכבי

More information

UFCETW-20-2 Examination Answer all questions in Section A (60 marks) and 2 questions from Section B (40 marks)

UFCETW-20-2 Examination Answer all questions in Section A (60 marks) and 2 questions from Section B (40 marks) Embedded Systems Programming Exam 20010-11 Answer all questions in Section A (60 marks) and 2 questions from Section B (40 marks) Section A answer all questions (60%) A1 Embedded Systems: ARM Appendix

More information

Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World

Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World I N V E N T I V E Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World Frank Schirrmeister, Steve Brown, Larry Melling (Cadence) Dave Beal (Xilinx) Agenda Virtual Platforms Xilinx

More information

HOW TO INTEGRATE NFC CONTROLLERS IN LINUX

HOW TO INTEGRATE NFC CONTROLLERS IN LINUX HOW TO INTEGRATE NFC CONTROLLERS IN LINUX JORDI JOFRE NFC READERS NFC EVERYWHERE 28/09/2017 WEBINAR SERIES: NFC SOFTWARE INTEGRATION PUBLIC Agenda NFC software integration webinar series Session I, 14th

More information

Parallella Linux - quickstart guide. Antmicro Ltd

Parallella Linux - quickstart guide. Antmicro Ltd Parallella Linux - quickstart guide Antmicro Ltd June 13, 2016 Contents 1 Introduction 1 1.1 Xilinx tools.......................................... 1 1.2 Version information.....................................

More information

Veloce2 the Enterprise Verification Platform. Simon Chen Emulation Business Development Director Mentor Graphics

Veloce2 the Enterprise Verification Platform. Simon Chen Emulation Business Development Director Mentor Graphics Veloce2 the Enterprise Verification Platform Simon Chen Emulation Business Development Director Mentor Graphics Agenda Emulation Use Modes Veloce Overview ARM case study Conclusion 2 Veloce Emulation Use

More information

Place Your Logo Here. K. Charles Janac

Place Your Logo Here. K. Charles Janac Place Your Logo Here K. Charles Janac President and CEO Arteris is the Leading Network on Chip IP Provider Multiple Traffic Classes Low Low cost cost Control Control CPU DSP DMA Multiple Interconnect Types

More information

RISC-V based core as a soft processor in FPGAs Chowdhary Musunuri Sr. Director, Solutions & Applications Microsemi

RISC-V based core as a soft processor in FPGAs Chowdhary Musunuri Sr. Director, Solutions & Applications Microsemi Power Matters. TM RISC-V based core as a soft processor in FPGAs Chowdhary Musunuri Sr. Director, Solutions & Applications Microsemi chowdhary.musunuri@microsemi.com RIC217 1 Agenda A brief introduction

More information

The Challenges of System Design. Raising Performance and Reducing Power Consumption

The Challenges of System Design. Raising Performance and Reducing Power Consumption The Challenges of System Design Raising Performance and Reducing Power Consumption 1 Agenda The key challenges Visibility for software optimisation Efficiency for improved PPA 2 Product Challenge - Software

More information

Heterogeneous Software Architecture with OpenAMP

Heterogeneous Software Architecture with OpenAMP Heterogeneous Software Architecture with OpenAMP Shaun Purvis, Xilinx Agenda Heterogeneous SoCs Linux and OpenAMP OpenAMP for HSA Heterogeneous SoCs A System-on-Chip that integrates multiple processor

More information

A Big Little Hypervisor for IoT Development February 2018

A Big Little Hypervisor for IoT Development February 2018 A Big Little Hypervisor for IoT Development February 2018 Contents PROJECT OVERVIEW TECHNICAL OVERVIEW GOVERNANCE JOIN US! PROJECT OVERVIEW Current State of Affairs IoT Development IoT device devices requires

More information

Designing Embedded Processors in FPGAs

Designing Embedded Processors in FPGAs Designing Embedded Processors in FPGAs 2002 Agenda Industrial Control Systems Concept Implementation Summary & Conclusions Industrial Control Systems Typically Low Volume Many Variations Required High

More information

Live Demo: A New Hardware- Based Approach to Secure the Internet of Things

Live Demo: A New Hardware- Based Approach to Secure the Internet of Things SESSION ID: CCS-W04 Live Demo: A New Hardware- Based Approach to Secure the Internet of Things Cesare Garlati Chief Security Strategist prpl Foundation @CesareGarlati Securing the Internet of (broken)

More information

HITB Amsterdam

HITB Amsterdam Closer to metal: Reverse engineering the Broadcom NetExtreme s firmware Guillaume Delugré Sogeti / ESEC R&D guillaume(at)security-labs.org HITB 2011 - Amsterdam Purpose of this presentation G. Delugré

More information

A 1-GHz Configurable Processor Core MeP-h1

A 1-GHz Configurable Processor Core MeP-h1 A 1-GHz Configurable Processor Core MeP-h1 Takashi Miyamori, Takanori Tamai, and Masato Uchiyama SoC Research & Development Center, TOSHIBA Corporation Outline Background Pipeline Structure Bus Interface

More information

ARM CORTEX-R52. Target Audience: Engineers and technicians who develop SoCs and systems based on the ARM Cortex-R52 architecture.

ARM CORTEX-R52. Target Audience: Engineers and technicians who develop SoCs and systems based on the ARM Cortex-R52 architecture. ARM CORTEX-R52 Course Family: ARMv8-R Cortex-R CPU Target Audience: Engineers and technicians who develop SoCs and systems based on the ARM Cortex-R52 architecture. Duration: 4 days Prerequisites and related

More information

SoC Platforms and CPU Cores

SoC Platforms and CPU Cores SoC Platforms and CPU Cores COE838: Systems on Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University

More information

S2C K7 Prodigy Logic Module Series

S2C K7 Prodigy Logic Module Series S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device

More information

Porting Linux to a new SoC

Porting Linux to a new SoC Porting Linux to a new SoC Who am I? PrasannaKumar Muralidharan Linux kernel enthusiast Contributed to a few open source projects Contributed several patches to hwrng subsystem Wrote CI20 PRNG driver Implemented

More information

HOW TO INTEGRATE NFC FRONTENDS IN LINUX

HOW TO INTEGRATE NFC FRONTENDS IN LINUX HOW TO INTEGRATE NFC FRONTENDS IN LINUX JORDI JOFRE NFC READERS NFC EVERYWHERE 14/09/2017 WEBINAR SERIES: NFC SOFTWARE INTEGRATION PUBLIC Agenda NFC software integration webinar series Session I, 14th

More information

ARM Processors for Embedded Applications

ARM Processors for Embedded Applications ARM Processors for Embedded Applications Roadmap for ARM Processors ARM Architecture Basics ARM Families AMBA Architecture 1 Current ARM Core Families ARM7: Hard cores and Soft cores Cache with MPU or

More information

QorIQ P4080 Software Development Kit

QorIQ P4080 Software Development Kit July 2009 QorIQ P4080 Software Development Kit Kelly Johnson Applications Engineering service names are the property of their respective owners. Freescale Semiconductor, Inc. 2009. QorIQ P4080 Software

More information

Dynamic secure firmware configuration. Dan Handley (Arm)

Dynamic secure firmware configuration. Dan Handley (Arm) Dynamic secure firmware configuration Dan Handley (Arm) Recap BUD17 had a session to discuss possible secure world use of kernel Device Tree (DT) Like the kernel, it s desirable to have a single set of

More information

Software Quality is Directly Proportional to Simulation Speed

Software Quality is Directly Proportional to Simulation Speed Software Quality is Directly Proportional to Simulation Speed CDNLive! 11 March 2014 Larry Lapides Page 1 Software Quality is Directly Proportional to Test Speed Intuitively obvious (so my presentation

More information

FPGA Adaptive Software Debug and Performance Analysis

FPGA Adaptive Software Debug and Performance Analysis white paper Intel Adaptive Software Debug and Performance Analysis Authors Javier Orensanz Director of Product Management, System Design Division ARM Stefano Zammattio Product Manager Intel Corporation

More information

Outline Background Jaluna-1 Presentation Jaluna-2 Presentation Overview Use Cases Architecture Features Copyright Jaluna SA. All rights reserved

Outline Background Jaluna-1 Presentation Jaluna-2 Presentation Overview Use Cases Architecture Features Copyright Jaluna SA. All rights reserved C5 Micro-Kernel: Real-Time Services for Embedded and Linux Systems Copyright 2003- Jaluna SA. All rights reserved. JL/TR-03-31.0.1 1 Outline Background Jaluna-1 Presentation Jaluna-2 Presentation Overview

More information

RZ/G1 SeRieS embedded microprocessors

RZ/G1 SeRieS embedded microprocessors RZ/G1 SeRieS embedded microprocessors High-End HMI, Video, Embedded Vision and more 2017.01 RZ/G1 SERIES MULTI-CORE MPUS WITH high-end GRaphicS and multi-stream ViDeo RZ/G1 Series microprocessors (MPUs)

More information

Advanced Embedded Systems

Advanced Embedded Systems Advanced Embedded Systems Practical & Professional Training on Advanced Embedded System Course Objectives : 1. To provide professional and industrial standard training which will help the students to get

More information

64 bit Bare Metal Programming on RPI-3. Tristan Gingold

64 bit Bare Metal Programming on RPI-3. Tristan Gingold 64 bit Bare Metal Programming on RPI-3 Tristan Gingold gingold@adacore.com What is Bare Metal? Images: Wikipedia No box What is Bare Metal? No Operating System Your application is the OS Why Bare Board?

More information

Methods to protect proprietary components in device drivers

Methods to protect proprietary components in device drivers Methods to protect proprietary components in device drivers Matt Porter Embedded Alley Solutions, Inc. Introduction Why the interest in closed drivers on Linux? Competition Advantage perception Upsell

More information

LEON4: Fourth Generation of the LEON Processor

LEON4: Fourth Generation of the LEON Processor LEON4: Fourth Generation of the LEON Processor Magnus Själander, Sandi Habinc, and Jiri Gaisler Aeroflex Gaisler, Kungsgatan 12, SE-411 19 Göteborg, Sweden Tel +46 31 775 8650, Email: {magnus, sandi, jiri}@gaisler.com

More information

Nios II Embedded Design Suite Release Notes

Nios II Embedded Design Suite Release Notes Nios II Embedded Design Suite Release Notes Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1...3 1.1 Product Revision History... 3 1.2 Nios II EDS v15.0 Updates...4 1.3

More information

Test and Verification Solutions. ARM Based SOC Design and Verification

Test and Verification Solutions. ARM Based SOC Design and Verification Test and Verification Solutions ARM Based SOC Design and Verification 7 July 2008 1 7 July 2008 14 March 2 Agenda System Verification Challenges ARM SoC DV Methodology ARM SoC Test bench Construction Conclusion

More information

Overview. Technology Details. D/AVE NX Preliminary Product Brief

Overview. Technology Details. D/AVE NX Preliminary Product Brief Overview D/AVE NX is the latest and most powerful addition to the D/AVE family of rendering cores. It is the first IP to bring full OpenGL ES 2.0/3.1 rendering to the FPGA and SoC world. Targeted for graphics

More information

CoreTile Express for Cortex-A5

CoreTile Express for Cortex-A5 CoreTile Express for Cortex-A5 For the Versatile Express Family The Versatile Express family development boards provide an excellent environment for prototyping the next generation of system-on-chip designs.

More information

Embedded Systems Programming

Embedded Systems Programming Embedded Systems Programming ES Development Environment (Module 3) Yann-Hang Lee Arizona State University yhlee@asu.edu (480) 727-7507 Summer 2014 Embedded System Development Need a real-time (embedded)

More information

Kinetis SDK Release Notes for the TWR-K24F120M Tower System Module

Kinetis SDK Release Notes for the TWR-K24F120M Tower System Module Freescale Semiconductor Document Number: KSDKK24FN256RN Release Notes 1.0.0, 08/2014 Kinetis SDK Release Notes for the TWR-K24F120M Tower System Module 1 Overview These are the release notes for the TWR-K24F120M

More information

Beyond TrustZone Security Enclaves Reed Hinkel Senior Manager Embedded Security Market Develop

Beyond TrustZone Security Enclaves Reed Hinkel Senior Manager Embedded Security Market Develop Beyond TrustZone Security Enclaves Reed Hinkel Senior Manager Embedded Security Market Develop Part2 Security Enclaves Tech Seminars 2017 Agenda New security technology for IoT Security Enclaves CryptoIsland

More information

Spring 2017 :: CSE 506. Device Programming. Nima Honarmand

Spring 2017 :: CSE 506. Device Programming. Nima Honarmand Device Programming Nima Honarmand read/write interrupt read/write Spring 2017 :: CSE 506 Device Interface (Logical View) Device Interface Components: Device registers Device Memory DMA buffers Interrupt

More information

Kernel Internals. Course Duration: 5 days. Pre-Requisites : Course Objective: Course Outline

Kernel Internals. Course Duration: 5 days. Pre-Requisites : Course Objective: Course Outline Course Duration: 5 days Pre-Requisites : Good C programming skills. Required knowledge Linux as a User Course Objective: To get Kernel and User Space of Linux and related programming Linux Advance Programming

More information

Design Choices for FPGA-based SoCs When Adding a SATA Storage }

Design Choices for FPGA-based SoCs When Adding a SATA Storage } U4 U7 U7 Q D U5 Q D Design Choices for FPGA-based SoCs When Adding a SATA Storage } Lorenz Kolb & Endric Schubert, Missing Link Electronics Rudolf Usselmann, ASICS World Services Motivation for SATA Storage

More information

Xen Automotive Hypervisor Automotive Linux Summit 1-2 July, Tokyo

Xen Automotive Hypervisor Automotive Linux Summit 1-2 July, Tokyo Xen Automotive Hypervisor Automotive Linux Summit 1-2 July, Tokyo 2014 GlobalLogic Inc. Vehicles are Changing Vehicle became the ultimate mobile device and we, the people, are becoming connected drivers

More information

Smart Antennas and Hypervisor: Enabling Secure Convergence. July 5, 2017

Smart Antennas and Hypervisor: Enabling Secure Convergence. July 5, 2017 Smart Antennas and : Enabling Secure Convergence July 5, 2017 About OpenSynergy OpenSynergy develops software solutions for embedded automotive systems. OpenSynergy s product portfolio includes key software

More information

Embedded Linux Architecture

Embedded Linux Architecture Embedded Linux Architecture Types of Operating Systems Real-Time Executive Monolithic Kernel Microkernel Real-Time Executive For MMU-less processors The entire address space is flat or linear with no memory

More information

Zatara Series ARM ASSP High-Performance 32-bit Solution for Secure Transactions

Zatara Series ARM ASSP High-Performance 32-bit Solution for Secure Transactions 1 ARM-BASED ASSP FOR SECURE TRANSACTIONS ZATARA SERIES 32-BIT ARM ASSP PB022106-1008 ZATARA SERIES ADVANTAGE SINGLE-CHIP SOLUTION BEST FEATURE SET IN POS PCIPED PRE-CERTIFIED EMV L1 CERTIFIED TOTAL SOLUTION

More information

Graphics Performance Analyzer for Android

Graphics Performance Analyzer for Android Graphics Performance Analyzer for Android 1 What you will learn from this slide deck Detailed optimization workflow of Graphics Performance Analyzer Android* System Analysis Only Please see subsequent

More information

CEC 450 Real-Time Systems

CEC 450 Real-Time Systems CEC 450 Real-Time Systems Lecture 1 Introduction Part 2 August 27, 2018 Sam Siewert Questions on Final Projects? Examples here - http://mercury.pr.erau.edu/~siewerts/cec450/documents/video/ Creative Projects

More information

ECE 471 Embedded Systems Lecture 12

ECE 471 Embedded Systems Lecture 12 ECE 471 Embedded Systems Lecture 12 Vince Weaver http://www.eece.maine.edu/~vweaver vincent.weaver@maine.edu 8 October 2015 Announcements Homework grades have been sent out, let me know if you did not

More information

Intel Galileo gen 2 Board

Intel Galileo gen 2 Board Intel Galileo gen 2 Board The Arduino Intel Galileo board is a microcontroller board based on the Intel Quark SoC X1000, a 32- bit Intel Pentium -class system on a chip (SoC). It is the first board based

More information

viommu/arm: full emulation and virtio-iommu approaches Eric Auger KVM Forum 2017

viommu/arm: full emulation and virtio-iommu approaches Eric Auger KVM Forum 2017 viommu/arm: full emulation and virtio-iommu approaches Eric Auger KVM Forum 2017 Overview Goals & Terminology ARM IOMMU Emulation QEMU Device VHOST Integration VFIO Integration Challenges VIRTIO-IOMMU

More information

Designing with NXP i.mx8m SoC

Designing with NXP i.mx8m SoC Designing with NXP i.mx8m SoC Course Description Designing with NXP i.mx8m SoC is a 3 days deep dive training to the latest NXP application processor family. The first part of the course starts by overviewing

More information

The industrial technology is rapidly moving towards ARM based solutions. Keeping this in mind, we are providing a Embedded ARM Training Suite.

The industrial technology is rapidly moving towards ARM based solutions. Keeping this in mind, we are providing a Embedded ARM Training Suite. EMBEDDED ARM TRAINING SUITE ARM SUITE INCLUDES ARM 7 TRAINER KIT COMPILER AND DEBUGGER THROUGH JTAG INTERFACE PROJECT DEVELOPMENT SOLUTION FOR ARM 7 e-linux LAB FOR ARM 9 TRAINING PROGRAM INTRODUCTION

More information

Designing Security & Trust into Connected Devices

Designing Security & Trust into Connected Devices Designing Security & Trust into Connected Devices Rob Coombs Security Marketing Director TechCon 11/10/15 Agenda Introduction Security Foundations on Cortex-M Security Foundations on Cortex-A Use cases

More information

Track Two Building an Internet Radio with the TI Sitara AM3517 using LinuxLink

Track Two Building an Internet Radio with the TI Sitara AM3517 using LinuxLink Track Two Building an Internet Radio with the TI Sitara AM3517 using LinuxLink Session 1 How to assemble and deploy an initial BSP and setup the development environment with the matching SDK Audio streaming

More information

Early Software Development Through Emulation for a Complex SoC

Early Software Development Through Emulation for a Complex SoC Early Software Development Through Emulation for a Complex SoC FTF-NET-F0204 Raghav U. Nayak Senior Validation Engineer A P R. 2 0 1 4 TM External Use Session Objectives After completing this session you

More information

Freescale Kinetis Software Development Kit Release Notes

Freescale Kinetis Software Development Kit Release Notes Freescale Semiconductor, Inc. Document Number: KSDKRN Release Notes Rev. 1.0.0, 07/2014 Freescale Kinetis Software Development Kit Release Notes 1 Overview These are the release notes for the Freescale

More information

Here to take you beyond. ECEP Course syllabus. Emertxe Information Technologies ECEP course syllabus

Here to take you beyond. ECEP Course syllabus. Emertxe Information Technologies ECEP course syllabus Here to take you beyond ECEP Course syllabus Module: 1/6 Module name: Linux Systems To get familiar with Linux Operating system Commands, tools and editors Enable you to write Shell scripts To understand

More information