Designing a Multi-Processor based system with FPGAs
|
|
- Louisa Spencer
- 5 years ago
- Views:
Transcription
1 Designing a Multi-Processor based system with FPGAs BRINGING BRINGING YOU YOU THE THE NEXT NEXT LEVEL LEVEL IN IN EMBEDDED EMBEDDED DEVELOPMENT DEVELOPMENT Frank de Bont Trainer / Consultant Cereslaan 10b 5384 VT Heesch +31 (0) info@core-vision.nl 1
2 Why Use Processors? Microcontrollers (µc) and microprocessors (µp) provide a higher level of design abstraction Most µc functions can be implemented using VHDL or Verilog Downsides are parallelism & complexity Using C/C++ abstraction & serial execution make certain functions much easier to implement in a µc Discrete µcs are inexpensive and widely used µcs have years of momentum and software designers have vast experience using them 2
3 µp versus µc A microprocessor (µp) is just one component of many in a complex system of digital & analog I/O ROM EEPROM ROM EEPROM RAM ADC DAC I/O Device Microprocessor I/O Device Serial Parallel Timer PWM RAM ADC Microcontroller CPU Core Serial Parallel Timer PWM DAC Most simple system components are contained completely within a microcontroller (µc) 3
4 Rarely the Ideal Mix Difficult to find the required mix of peripherals in Off the Shelf (OTS) microcontroller solutions Today System Requirements UART USB TIMER Ethernet SPI GPIO FLASH DDR Microcontroller #1 FLASH RAM GPIO CPU Core UART USB SPI Timer Lacks Ethernet & Includes RAM vs DDR? Microcontroller #2 FLASH DDR GPIO Ethernet CPU Core UART CAN SPI Timer Lacks USB & Includes Unnecessary IP 4
5 Changing Requirements Difficult to find the required mix of peripherals in Off the Shelf (OTS) microcontroller solutions Selecting a single processor core with long term solution viability is difficult at best Todays System Requirements 1 GHz UART USB TIMER 10/100 Ethernet SPI GPIO FLASH DDR3 FLASH DDR3 GPIO Ethernet Microcontroller 1 GHz CPU Core UART USB SPI Timer Meets current system requirements Future System Requirements 2.4 GHz UART USB TIMER 10/ 100/1000 Ethernet SPI GPIO FLASH DDR4? 5
6 Here Today, Gone Tomorrow Difficult to find the required mix of peripherals in Off the Shelf (OTS) microcontroller solutions Selecting a single processor core with long term solution viability is difficult at best Without direct ownership of the processing solution, obsolescence is always a concern FLASH DDR3 GPIO Ethernet? 1 GHz CPU Core FLASH DDR3 GPIO Ethernet UART 1 GHz CPU Core UART FLASH SPI DDR3 Timer GPIO Ethernet USB UART 1 GHz CPU Core SPI Timer Microcontroller #1 - Low Volume Niche Microcontroller #2 Moderate Volume Microcontroller #3 High Volume Automotive USB CAN SPI Timer 6
7 Chipset Solutions Difficult to find the required mix of peripherals in Off the Shelf (OTS) microcontroller solutions Selecting a single processor core with long term solution viability is difficult at best Without direct ownership of the processing solution, obsolescence is always a concern Many microprocessor based solutions provide limited On-Chip peripheral support 1 GHz CPU Core Microprocessor Chip-Set Pre-defined interface limits performance Proc Interface Serial Parallel PWM I/O Expansion Device 7
8 Embedded Design with FPGAs FPGA allow for the implementation of an ideal mix of peripherals and system infrastructure New system requirements can be supported without changing the processor core Longevity of FPGAs approaches the longest available microcontrollers in the market FPGAs are used to augment µp functionality absorbing the core is the next natural step 8
9 Simple Processor System clock reset CPU Core interrupts Processor Core Arbiter Primary Bus Bridge Secondary Bus Arbiter System Infrastructure FLASH DDR Timer UART System Peripherals 9
10 Softcore Processor System clock reset Processor Core BRAM ILMB Bus DLMB Bus BRAM System Infrastructure interrupts AXI Interconnect INTC System Peripherals FLASH DDR Timer UART GPIO 10
11 Hybrid Processor System FLASH DDR3 clock emmc QSPI DDR3 reset interrupts Processor Cores imx6 System Infrastructure CVBS / HD-SDI Ethernet Switch UART USB RS-422 HDMI Ethernet UART USB Camera Link Motor Control System Peripherals 11
12 Hybrid Processor System FLASH DDR3 clock emmc QSPI DDR3 reset interrupts Processor Cores imx6 System Infrastructure CVBS / HD-SDI Ethernet Switch UART USB RS-422 HDMI Ethernet UART USB Camera Link Motor Control System Peripherals 12
13 FPGA based Processor System emmc QSPI DDR4 clock reset Processor Core interrupts UART USB RS-422 HDMI Ethernet Camera Link Motor Control CVBS / HD-SDI System Peripherals 13
14 FPGA based Processor System Processing System Application Processing Unit ARM Cortex -A53 32 KB I-Cache w/parity 32 KB D-Cache w/ecc clock reset interrupts NEON Floating Point Unit Memory Management Unit Embedded Trace Macrocell GIC-400 SCU CCI/SMMU 1 MB L2 w/ecc Real-Time Processing Unit ARM Cortex -R5 128 KB TCM w/ecc GIC 32 KB I-Cache w/ecc Vector Floating Point Unit Memory Protection Unit 32 KB D-Cache w/ecc emmc QSPI Memory DDR4/3/3L, LPDDR4/3 ECC Support 256 KB OCM with ECC Platform Management Unit System Management Power Management Functional Safety DDR4 Graphics Processing Unit ARM Mali -400 MP2 Geometry Processor Memory Management Unit Configuration and Security Unit Config AES Decryption, Authentication, Secure Boot Voltage/Temp Monitor TrustZone 64 KB L2 Cache Pixel Pixel Processor Processor 1 2 System Functions Processor Core Multichannel DMA Timers, WDT, Resets, Clocking, & Debug High-Speed Connectivity (Up to 6Gb/s) DisplayPort USB 3.0 SATA 3.1 PCIe 1.0 / 2.0 General Connectivity GigE USB 2.0 CAN UART SPI Quad SPI NOR NAND SD/eMMC Programmable Logic Storage & Signal Processing Block RAM General-purpose I/O UART USB RS-422 HDMI UltraRAM DSP High-Performance I/O High Density (Low Power) I/O Ethernet System Peripherals High-Speed Connectivity 16G Transceivers Camera 33G Link Transceivers Interlaken 100G EMAC Motor Control PCIe Gen4 CVBS / HD-SDI Video Codec H.265/H.264 AMS 14
15 Necessary Tools A full complement of tools are required to design an embedded processor system Processor system generation Hardware implementation tools Software compilers Hardware debugger tools Software debugging tools clock reset interrupts emmc QSPI DDR4 UART USB RS-422 HDMI Ethernet Camera Link Motor Control CVBS / HD-SDI 15
16 Necessary Tools A full complement of tools are required to design an embedded processor system Processor system generation Hardware implementation tools Software compilers Hardware debugger tools Software debugging tools clock emmc QSPI DDR4 reset interrupts HW implementation & SW compilation are the two main flows that must be addressed The embedded flows should mirror traditional flows UART USB RS-422 HDMI Ethernet Camera Link Motor Control CVBS / HD-SDI 16
17 Traditional Embedded Design Flow C Code VHDL or Verilog Standard Embedded SW Development Flow Embedded Developers Kit Standard FPGA HW Development Flow Code Entry C/C++ Include Cross the Compiler BSP and Compile the Software Linker Image Board Support Package Data2MEM System Netlist HDL Entry Instantiate the Simulation/Synthesis System Netlist and Implement Implementation the FPGA? 2 Compiled ELF 3 Compiled BIT 1? Load Software Into FLASH Debugger Download Combined Image to FPGA Download Bitstream Into FPGA ILA SDK RTOS, Board Support Package Vivado 17
18 Design Flow and Tools Software Real-time OS Drivers APIs... Tools Vivado SDK Matlab SDSoC... FPGA hardware Spartan - Artix Kintex - Virtex Zynq S Zynq UltraSCALE + Dual A53 / Dual R5 Quad A53 / Dual R5 / Codec Quad A53 / Dual R5 / GPU Tools Vivado HLx Matlab... 18
19 1-2 4 Embedded Design Flow with SDSoC Migrate C/C ++ functions to hardware System-level debug and profile Simple hardwaresoftware partitioning Full system generation including driver and hardware connectivity Performance Estimation C/C++ Applications System-level Profiling Specify Functions for Acceleration Full System Generation 19
20 Design Flow without SDSoC System Spec (C/C++) HW / SW Partition HW Design (Verilog / VHDL / HLS) Vivado / HLS IP IP PL HW Connectivity (IPI Block Design) Vivado IPI Data path SW Driver (Low-level C) SDK / OS Tools Drivers / Middleware SW Connectivity (C/C++) Req. Met? SDK Application PS 20
21 Design Flow with SDSoC System Spec (C/C++) Function Selection IP IP PL Refine Code Glue Logic Req. Met? Code typically needs to be refined to achieve optimal results Driver / Middleware Application PS 21
22 SDSoC System Level Profiling Rapid system performance estimation Full system estimation (programmable logic, data communication, processing system) Reports SW/HW cycle level performance and hardware utilization Automated performance measurement Runtime measurement by instrumentation of cache, memory, and bus utilization 22
23 **slide MPSoC HW/SW Considerations Quad-core ARM Cortex-A53 Dual-core ARM R5 ARM Mail-400MP GPU DDRx and SMC controllers Security firmware Platform Management Unit FSBL, uboot ARM trusted firmware XEN hypervisor Software test libraries Inter-processor Framework Multi-OS boot image 23
24 105022**slide Example Default Configuration: APU-Linux / RPU System software FSBL: First Stage Boot Loader uboot: Open source APU: Non-secure mode RPU ARM trusted firmware: From Xilinx, verified on APU SMP Linux No hypervisor: Non-secure mode In split mode (default) R5-0: FreeRTOS R5-1: Bare-metal 24
25 105022**slide Example Configuration: APU-Hypervisor Linux / RPU System software FSBL: First Stage Boot Loader uboot: Open source APU: Non-secure mode ARM trusted firmware/xen hypervisor, verified on APU Guest OS Domain (1): Linux Domain (2): Bare-metal RPU In split mode (default) R5-0: FreeRTOS R5-1: Bare-metal 25
26 1-3 8 Run-Time Software 26
27 Qemu Emulation Platform QEMU emulation platform Provides Linux hosted emulation platform Accelerates and scales embedded software development Enables architecture and porting of software Emulates multiple blocks of the processing system QEMU enables you to start working on designs before hardware is available 27
28 1-8 How Qemu Works 28
29 Core Vision Our competences Core Vision has more than 125 man years of design experience in hard- and software development. Our competence areas are: System Design FPGA Design Consultancy / Training Digital Signal Processing Embedded Real-time Software App development, IOS Android Data Acquisition, digital and analog Modeling & Simulation PCB design & Layout Doulos & Xilinx Training Partner 29
30 Q&A Cereslaan 10b 5384 VT Heesch +31 (0) info@core-vision.nl 30
31 Visit our booth 11 31
32 Training Program Essentials of FPGA Design Designing for Performance Advanced FPGA Implementation Design Techniques for Lower Cost Designing with Spartan-6 and Virtex-6 Family Essential Design with the PlanAhead Analysis Tool Advanced Design with the PlanAhead Analysis Tool Xilinx Partial Reconfiguration Tools and Techniques Designing with the 7 Series Families 1 day 1 day 3 days 1 day 32
33 Training Program Designing FPGAs Using the Vivado Design Suite 1 Designing FPGAs Using the Vivado Design Suite 2 Designing FPGAs Using the Vivado Design Suite 3 Designing FPGAs Using the Vivado Design Suite 4 Designing with the UltraScale and UltraScale + Architecture Vivado Design Suite for ISE Software Project Navigator User 1 day Vivado Design Suite Advanced XDC and Static Timing Analysis for ISE Software User 33
34 Training Program Designing with Multi Gigabit Serial IO 3 days High Level Synthesis with Vivado C-Based HLS Coding for Hardware Designers 1 day C-Based HLS Coding for Software Designers 1 day DSP Design Using System Generator Essential DSP Implementation Techniques for Xilinx FPGAs 34
35 Training Program Embedded Systems Design Embedded Systems Software Design Advanced Features and Techniques of SDK Advanced Features and Techniques of EDK Zynq All Programmable SoC Systems Architecture Zynq All Programmable SoC Accelerators C Language Programming with SDK Embedded Design with PetaLinux Tools Zynq UltraScale + MPSoC for the System Architect 1 day Embedded C/C ++ SDSoC Development Environment and Methodology 1 day 35
36 Training Program VHDL Design for FPGA Advanced VDHL Comprehensive VHDL Expert VHDL Verification Expert VDHL Design Expert VHDL Essential Digital Design Techniques 3 days 5 days 3 days 5 days 36
Optimizing HW/SW Partition of a Complex Embedded Systems. Simon George November 2015.
Optimizing HW/SW Partition of a Complex Embedded Systems Simon George November 2015 Zynq-7000 All Programmable SoC HP ACP GP Page 2 Zynq UltraScale+ MPSoC Page 3 HW/SW Optimization Challenges application()
More informationIntroduction to Embedded System Design using Zynq
Introduction to Embedded System Design using Zynq Zynq Vivado 2015.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able
More informationZynq-7000 All Programmable SoC Product Overview
Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform August 2012 Copyright 2012 2009 Xilinx Introducing the Zynq -7000 All Programmable SoC Breakthrough Processing Platform
More informationCopyright 2017 Xilinx.
All Programmable Automotive SoC Comparison XA Zynq UltraScale+ MPSoC ZU2/3EG, ZU4/5EV Devices XA Zynq -7000 SoC Z-7010/7020/7030 Devices Application Processor Real-Time Processor Quad-core ARM Cortex -A53
More informationUse ZCU102 TRD to Accelerate Development of ZYNQ UltraScale+ MPSoC
Use ZCU102 TRD to Accelerate Development of ZYNQ UltraScale+ MPSoC Topics Hardware advantages of ZYNQ UltraScale+ MPSoC Software stacks of MPSoC Target reference design introduction Details about one Design
More informationCopyright 2016 Xilinx
Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building
More informationCopyright 2014 Xilinx
IP Integrator and Embedded System Design Flow Zynq Vivado 2014.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able
More informationDramatically Accelerate 96Board Software via an FPGA with Integrated Processors
Dramatically Accelerate 96Board Software via an FPGA with Integrated Processors Glenn Steiner, February 2018 Glenn Steiner, March 2018 Sr. Manager, Xilinx, Inc. Sr. Manager, Xilinx, Inc. Abstract 16:00-16:55,
More informationXMC-ZU1. XMC Module Xilinx Zynq UltraScale+ MPSoC. Overview. Key Features. Typical Applications
XMC-ZU1 XMC Module Xilinx Zynq UltraScale+ MPSoC Overview PanaTeQ s XMC-ZU1 is a XMC module based on the Zynq UltraScale+ MultiProcessor SoC device from Xilinx. The Zynq UltraScale+ integrates a Quad-core
More informationZynq Architecture, PS (ARM) and PL
, PS (ARM) and PL Joint ICTP-IAEA School on Hybrid Reconfigurable Devices for Scientific Instrumentation Trieste, 1-5 June 2015 Fernando Rincón Fernando.rincon@uclm.es 1 Contents Zynq All Programmable
More informationMYC-C7Z010/20 CPU Module
MYC-C7Z010/20 CPU Module - 667MHz Xilinx XC7Z010/20 Dual-core ARM Cortex-A9 Processor with Xilinx 7-series FPGA logic - 1GB DDR3 SDRAM (2 x 512MB, 32-bit), 4GB emmc, 32MB QSPI Flash - On-board Gigabit
More information借助 SDSoC 快速開發複雜的嵌入式應用
借助 SDSoC 快速開發複雜的嵌入式應用 May 2017 What Is C/C++ Development System-level Profiling SoC application-like programming Tools and IP for system-level profiling Specify C/C++ Functions for Acceleration Full System
More informationA So%ware Developer's Journey into a Deeply Heterogeneous World. Tomas Evensen, CTO Embedded So%ware, Xilinx
A So%ware Developer's Journey into a Deeply Heterogeneous World Tomas Evensen, CTO Embedded So%ware, Xilinx Embedded Development: Then Simple single CPU Most code developed internally 10 s of thousands
More informationXMC-RFSOC-A. XMC Module Xilinx Zynq UltraScale+ RFSOC. Overview. Key Features. Typical Applications. Advanced Information Subject To Change
Advanced Information Subject To Change XMC-RFSOC-A XMC Module Xilinx Zynq UltraScale+ RFSOC Overview PanaTeQ s XMC-RFSOC-A is a XMC module based on the Zynq UltraScale+ RFSoC device from Xilinx. The Zynq
More informationMYD-C7Z010/20 Development Board
MYD-C7Z010/20 Development Board MYC-C7Z010/20 CPU Module as Controller Board Two 0.8mm pitch 140-pin Connectors for Board-to-Board Connections 667MHz Xilinx XC7Z010/20 Dual-core ARM Cortex-A9 Processor
More informationXMC-SDR-A. XMC Zynq MPSoC + Dual ADRV9009 module. Preliminary Information Subject To Change. Overview. Key Features. Typical Applications
Preliminary Information Subject To Change XMC-SDR-A XMC Zynq MPSoC + Dual ADRV9009 module Overview PanaTeQ s XMC-SDR-A is a XMC module based on the Zynq UltraScale+ MultiProcessor SoC device from Xilinx
More informationIntroducing the Spartan-6 & Virtex-6 FPGA Embedded Kits
Introducing the Spartan-6 & Virtex-6 FPGA Embedded Kits Overview ß Embedded Design Challenges ß Xilinx Embedded Platforms for Embedded Processing ß Introducing Spartan-6 and Virtex-6 FPGA Embedded Kits
More informationS2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
More informationSoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator Embedded Computing Conference 2017 Matthias Frei zhaw InES Patrick Müller Enclustra GmbH 5 September 2017 Agenda Enclustra introduction
More informationZynq AP SoC Family
Programmable Logic (PL) Processing System (PS) Zynq -7000 AP SoC Family Cost-Optimized Devices Mid-Range Devices Device Name Z-7007S Z-7012S Z-7014S Z-7010 Z-7015 Z-7020 Z-7030 Z-7035 Z-7045 Z-7100 Part
More informationSoftware Driven Verification at SoC Level. Perspec System Verifier Overview
Software Driven Verification at SoC Level Perspec System Verifier Overview June 2015 IP to SoC hardware/software integration and verification flows Cadence methodology and focus Applications (Basic to
More informationIntroduction to Sitara AM437x Processors
Introduction to Sitara AM437x Processors AM437x: Highly integrated, scalable platform with enhanced industrial communications and security AM4376 AM4378 Software Key Features AM4372 AM4377 High-performance
More informationSoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator FPGA Kongress München 2017 Martin Heimlicher Enclustra GmbH Agenda 2 What is Visual System Integrator? Introduction Platform
More informationSimplify System Complexity
1 2 Simplify System Complexity With the new high-performance CompactRIO controller Arun Veeramani Senior Program Manager National Instruments NI CompactRIO The Worlds Only Software Designed Controller
More informationBringing the benefits of Cortex-M processors to FPGA
Bringing the benefits of Cortex-M processors to FPGA Presented By Phillip Burr Senior Product Marketing Manager Simon George Director, Product & Technical Marketing System Software and SoC Solutions Agenda
More informationSimplify System Complexity
Simplify System Complexity With the new high-performance CompactRIO controller Fanie Coetzer Field Sales Engineer Northern South Africa 2 3 New control system CompactPCI MMI/Sequencing/Logging FieldPoint
More informationMultimedia SoC System Solutions
Multimedia SoC System Solutions Presented By Yashu Gosain & Forrest Picket: System Software & SoC Solutions Marketing Girish Malipeddi: IP Subsystems Marketing Agenda Zynq Ultrascale+ MPSoC and Multimedia
More informationVPX3-ZU1. 3U OpenVPX Module Xilinx Zynq UltraScale+ MPSoC with FMC HPC Site. Overview. Key Features. Typical Applications
VPX3-ZU1 3U OpenVPX Module Xilinx Zynq UltraScale+ MPSoC with FMC HPC Site Overview PanaTeQ s VPX3-ZU1 is a 3U OpenVPX module based on the Zynq UltraScale+ MultiProcessor SoC device from Xilinx. The Zynq
More informationHardware Software Bring-Up Solutions for ARM v7/v8-based Designs. August 2015
Hardware Software Bring-Up Solutions for ARM v7/v8-based Designs August 2015 SPMI USB 2.0 SLIMbus RFFE LPDDR 2 LPDDR 3 emmc 4.5 UFS SD 3.0 SD 4.0 UFS Bare Metal Software DSP Software Bare Metal Software
More informationParallella Linux - quickstart guide. Antmicro Ltd
Parallella Linux - quickstart guide Antmicro Ltd June 13, 2016 Contents 1 Introduction 1 1.1 Xilinx tools.......................................... 1 1.2 Version information.....................................
More informationSECURE PARTIAL RECONFIGURATION OF FPGAs. Amir S. Zeineddini Kris Gaj
SECURE PARTIAL RECONFIGURATION OF FPGAs Amir S. Zeineddini Kris Gaj Outline FPGAs Security Our scheme Implementation approach Experimental results Conclusions FPGAs SECURITY SRAM FPGA Security Designer/Vendor
More informationSoC Platforms and CPU Cores
SoC Platforms and CPU Cores COE838: Systems on Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University
More informationVPX3-ZU1. 3U OpenVPX Module Xilinx Zynq UltraScale+ MPSoC with FMC HPC Site. Overview. Key Features. Typical Applications
VPX3-ZU1 3U OpenVPX Module Xilinx Zynq UltraScale+ MPSoC with FMC HPC Site Overview PanaTeQ s VPX3-ZU1 is a 3U OpenVPX module based on the Zynq UltraScale+ MultiProcessor SoC device from Xilinx. The Zynq
More informationZynq Ultrascale+ Architecture
Zynq Ultrascale+ Architecture Stephanie Soldavini and Andrew Ramsey CMPE-550 Dec 2017 Soldavini, Ramsey (CMPE-550) Zynq Ultrascale+ Architecture Dec 2017 1 / 17 Agenda Heterogeneous Computing Zynq Ultrascale+
More informationReal-Timeness and System Integrity on a Asymmetric Multi Processing configuration
Real-Timeness and System Integrity on a Asymmetric Multi Processing configuration D&E Event November 2nd Relator: Manuele Papais Sales & Marketing Manager 1 DAVE Embedded Systems DAVE Embedded Systems'
More informationTHE FIRST GENERATION OF EXTENSIBLE PROCESSING PLATFORMS: A NEW LEVEL OF PERFORMANCE, FLEXIBILITY AND SCALABILITY
PROCESSOR-CENTRIC EXTENSIBLE PLATFORMS FOR POWERFUL, SCALABLE, COST-EFFICIENT EMBEDDED DESIGNS THE FIRST GENERATION OF S: A NEW LEVEL OF PERFORMANCE, FLEXIBILITY AND SCALABILITY Embedded Systems Challenges
More informationDesigning with ALTERA SoC Hardware
Designing with ALTERA SoC Hardware Course Description This course provides all theoretical and practical know-how to design ALTERA SoC devices under Quartus II software. The course combines 60% theory
More informationEmbedded HW/SW Co-Development
Embedded HW/SW Co-Development It May be Driven by the Hardware Stupid! Frank Schirrmeister EDPS 2013 Monterey April 18th SPMI USB 2.0 SLIMbus RFFE LPDDR 2 LPDDR 3 emmc 4.5 UFS SD 3.0 SD 4.0 UFS Bare Metal
More informationMATLAB/Simulink 기반의프로그래머블 SoC 설계및검증
MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증 이웅재부장 Application Engineering Group 2014 The MathWorks, Inc. 1 Agenda Introduction ZYNQ Design Process Model-Based Design Workflow Prototyping and Verification Processor
More informationSDSoC: Session 1
SDSoC: Session 1 ADAM@ADIUVOENGINEERING.COM What is SDSoC SDSoC is a system optimising compiler which allows us to optimise Zynq PS / PL Zynq MPSoC PS / PL MicroBlaze What does this mean? Following the
More informationIntroducing the AM57x Sitara Processors from Texas Instruments
Introducing the AM57x Sitara Processors from Texas Instruments ARM Cortex-A15 solutions for automation, HMI, vision, analytics, and other industrial and high-performance applications. Embedded Processing
More informationVivado Design Suite User Guide: Embedded Processor Hardware Design
Vivado Design Suite User Guide: Embedded Processor Hardware Design Notice of Disclaimer The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx
More informationSYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS
SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous
More informationDesigning Multi-Channel, Real-Time Video Processors with Zynq All Programmable SoC Hyuk Kim Embedded Specialist Jun, 2014
Designing Multi-Channel, Real-Time Video Processors with Zynq All Programmable SoC Hyuk Kim Embedded Specialist Jun, 2014 Broadcast & Pro A/V Landscape Xilinx Smarter Vision in action across the entire
More informationDoes FPGA-based prototyping really have to be this difficult?
Does FPGA-based prototyping really have to be this difficult? Embedded Conference Finland Andrew Marshall May 2017 What is FPGA-Based Prototyping? Primary platform for pre-silicon software development
More informationDesign Choices for FPGA-based SoCs When Adding a SATA Storage }
U4 U7 U7 Q D U5 Q D Design Choices for FPGA-based SoCs When Adding a SATA Storage } Lorenz Kolb & Endric Schubert, Missing Link Electronics Rudolf Usselmann, ASICS World Services Motivation for SATA Storage
More informationSOM PRODUCTS BRIEF. S y s t e m o n M o d u l e. Engicam. SOMProducts ver
SOM S y s t e m o n M o d u l e PRODUCTS BRIEF GEA M6425IB ARM9 TM Low cost solution Reduced Time to Market Very small form factor Low cost multimedia solutions Industrial Automotive Consumer Single power
More informationISE Design Suite Software Manuals and Help
ISE Design Suite Software Manuals and Help These documents support the Xilinx ISE Design Suite. Click a document title on the left to view a document, or click a design step in the following figure to
More informationRiceNIC. Prototyping Network Interfaces. Jeffrey Shafer Scott Rixner
RiceNIC Prototyping Network Interfaces Jeffrey Shafer Scott Rixner RiceNIC Overview Gigabit Ethernet Network Interface Card RiceNIC - Prototyping Network Interfaces 2 RiceNIC Overview Reconfigurable and
More informationARM Cortex-A9 ARM v7-a. A programmer s perspective Part1
ARM Cortex-A9 ARM v7-a A programmer s perspective Part1 ARM: Advanced RISC Machine First appeared in 1985 as Acorn RISC Machine from Acorn Computers in Manchester England Limited success outcompeted by
More informationDesigning with NXP i.mx8m SoC
Designing with NXP i.mx8m SoC Course Description Designing with NXP i.mx8m SoC is a 3 days deep dive training to the latest NXP application processor family. The first part of the course starts by overviewing
More informationTest and Verification Solutions. ARM Based SOC Design and Verification
Test and Verification Solutions ARM Based SOC Design and Verification 7 July 2008 1 7 July 2008 14 March 2 Agenda System Verification Challenges ARM SoC DV Methodology ARM SoC Test bench Construction Conclusion
More informationCost-Optimized Backgrounder
Cost-Optimized Backgrounder A Cost-Optimized FPGA & SoC Portfolio for Part or All of Your System Optimizing a system for cost requires analysis of every silicon device on the board, particularly the high
More information. SMARC 2.0 Compliant
MSC SM2S-IMX8 NXP i.mx8 ARM Cortex -A72/A53 Description The new MSC SM2S-IMX8 module offers a quantum leap in terms of computing and graphics performance. It integrates the currently most powerful i.mx8
More informationStrategies for Deploying RFSoC Technology for SIGINT, DRFM and Radar Applications. Rodger Hosking Pentek, Inc. WInnForum Webinar November 8, 2018
Strategies for Deploying RFSoC Technology for SIGINT, DRFM and Radar Applications Rodger Hosking Pentek, Inc. WInnForum Webinar November 8, 2018 1 Topics Xilinx RFSoC Overview Impact of Latency on Applications
More informationAtlys (Xilinx Spartan-6 LX45)
Boards & FPGA Systems and and Robotics how to use them 1 Atlys (Xilinx Spartan-6 LX45) Medium capacity Video in/out (both DVI) Audio AC97 codec 220 US$ (academic) Gbit Ethernet 128Mbyte DDR2 memory USB
More informationZynq Ultrascale Mpsoc For The System Architect Logtel
We have made it easy for you to find a PDF Ebooks without any digging. And by having access to our ebooks online or by storing it on your computer, you have convenient answers with zynq ultrascale mpsoc
More informationFreescale i.mx6 Architecture
Freescale i.mx6 Architecture Course Description Freescale i.mx6 architecture is a 3 days Freescale official course. The course goes into great depth and provides all necessary know-how to develop software
More information1-1 SDK with Zynq EPP
-1 1SDK with Zynq EPP -2 Objectives Generating the processing subsystem with EDK SDK Project Management and Software Flow SDK with Zynq EPP - 1-2 Copyright 2012 Xilinx 2 Generating the processing subsystem
More informationIsolation Methods in Zynq UltraScale+ MPSoCs
XAPP1320 (v1.0) July 26, 2017 Isolation Methods in Zynq UltraScale+ MPSoCs Author: Lester Sanders Application Note: Zynq UltraScale+ MPSoCs Summary The Zynq UltraScale+ MPSoC provides multiple processing
More informationUltraScale Architecture and Product Overview
General Description Xilinx UltraScale architecture comprises high-performance FPGA and MPSoC families that address a vast spectrum of system requirements with a focus on lowering total power consumption
More informationMYC-C437X CPU Module
MYC-C437X CPU Module - Up to 1GHz TI AM437x Series ARM Cortex-A9 Processors - 512MB DDR3 SDRAM, 4GB emmc Flash, 32KB EEPROM - Gigabit Ethernet PHY - Power Management IC - Two 0.8mm pitch 100-pin Board-to-Board
More informationOutline Introduction System development Video capture Image processing Results Application Conclusion Bibliography
Real Time Video Capture and Image Processing System using FPGA Jahnvi Vaidya Advisors: Dr. Yufeng Lu and Dr. In Soo Ahn 4/30/2009 Outline Introduction System development Video capture Image processing
More informationA176 Cyclone. GPGPU Fanless Small FF RediBuilt Supercomputer. IT and Instrumentation for industry. Aitech I/O
The A176 Cyclone is the smallest and most powerful Rugged-GPGPU, ideally suited for distributed systems. Its 256 CUDA cores reach 1 TFLOPS, and it consumes less than 17W at full load (8-10W at typical
More informationIntelop. *As new IP blocks become available, please contact the factory for the latest updated info.
A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment
More informationUltraScale Architecture and Product Data Sheet: Overview
General Description Xilinx UltraScale architecture comprises high-performance FPGA, MPSoC, and RFSoC families that address a vast spectrum of system requirements with a focus on lowering total power consumption
More informationMidterm Exam. Solutions
Midterm Exam Solutions Problem 1 List at least 3 advantages of implementing selected portions of a complex design in software Software vs. Hardware Trade-offs Improve Performance Improve Energy Efficiency
More informationUsing VxWorks BSP with Zynq-7000 AP SoC Authors: Uwe Gertheinrich, Simon George, Kester Aernoudt
Application Note: Zynq-7000 AP SoC XAPP1158 (v1.0) September 27, 2013 Using VxWorks BSP with Zynq-7000 AP SoC Authors: Uwe Gertheinrich, Simon George, Kester Aernoudt Summary VxWorks from Wind River: Is
More informationi.mx 7 - Hetereogenous Multiprocessing Architecture
i.mx 7 - Hetereogenous Multiprocessing Architecture Overview Toradex Innovative Business Model Independent Companies Direct Sales Publicly disclosed Sales Prices Local Warehouses In-house HW and SW Development
More informationXilinx Vivado/SDK Tutorial
Xilinx Vivado/SDK Tutorial (Laboratory Session 1, EDAN15) Flavius.Gruian@cs.lth.se March 21, 2017 This tutorial shows you how to create and run a simple MicroBlaze-based system on a Digilent Nexys-4 prototyping
More information«Real Time Embedded systems» Cyclone V SOC - FPGA
«Real Time Embedded systems» Cyclone V SOC - FPGA Ref: http://www.altera.com rene.beuchat@epfl.ch LAP/ISIM/IC/EPFL Chargé de cours rene.beuchat@hesge.ch LSN/hepia Prof. HES 1 SOC + FPGA (ex. Cyclone V,
More informationPartitioning of computationally intensive tasks between FPGA and CPUs
Partitioning of computationally intensive tasks between FPGA and CPUs Tobias Welti, MSc (Author) Institute of Embedded Systems Zurich University of Applied Sciences Winterthur, Switzerland tobias.welti@zhaw.ch
More informationVerification Futures Nick Heaton, Distinguished Engineer, Cadence Design Systems
Verification Futures 2016 Nick Heaton, Distinguished Engineer, Cadence Systems Agenda Update on Challenges presented in 2015, namely Scalability of the verification engines The rise of Use-Case Driven
More informationAvnet Zynq Mini Module Plus Embedded Design
Avnet Zynq Mini Module Plus Embedded Design Version 1.0 May 2014 1 Introduction This document describes a Zynq standalone OS embedded design implemented and tested on the Avnet Zynq Mini Module Plus. 2
More informationIntegrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC
Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC 2012 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top
More informationSpartan-6 and Virtex-6 FPGA Embedded Kit FAQ
Spartan-6 and Virtex-6 FPGA FAQ February 5, 2009 Getting Started 1. Where can I purchase an Embedded kit? A: You can purchase your Spartan-6 and Virtex-6 FPGA Embedded kits online at: Spartan-6 FPGA :
More informationKinetis KE1xF512 MCUs
NXP Semiconductors Document Number: KE1XF512PB Product Brief Rev. 1.1, 08/2016 Kinetis KE1xF512 MCUs Robust 5V MCUs with ADCs, FlexTimers, CAN and expanding memory integration in Kinetis E-series. Now
More informationMYD-C437X-PRU Development Board
MYD-C437X-PRU Development Board MYC-C437X CPU Module as Controller Board Two 0.8mm pitch 100-pin Connectors for Board-to-Board Connections Up to 1GHz TI AM437x Series ARM Cortex-A9 Processors 512MB DDR3
More informationFPGA Entering the Era of the All Programmable SoC
FPGA Entering the Era of the All Programmable SoC Ivo Bolsens, Senior Vice President & CTO Page 1 Moore s Law: The Technology Pipeline Page 2 Industry Debates on Cost Page 3 Design Cost Estimated Chip
More informationExtending Fixed Subsystems at the TLM Level: Experiences from the FPGA World
I N V E N T I V E Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World Frank Schirrmeister, Steve Brown, Larry Melling (Cadence) Dave Beal (Xilinx) Agenda Virtual Platforms Xilinx
More informationUltraZed -EV Starter Kit Getting Started Version 1.3
UltraZed -EV Starter Kit Getting Started Version 1.3 Page 1 Copyright 2018 Avnet, Inc. AVNET, Reach Further, and the AV logo are registered trademarks of Avnet, Inc. All other brands are the property of
More information. Micro SD Card Socket. SMARC 2.0 Compliant
MSC SM2S-IMX6 NXP i.mx6 ARM Cortex -A9 Description The design of the MSC SM2S-IMX6 module is based on NXP s i.mx 6 processors offering quad-, dual- and single-core ARM Cortex -A9 compute performance at
More informationNVIDIA'S DEEP LEARNING ACCELERATOR MEETS SIFIVE'S FREEDOM PLATFORM. Frans Sijstermans (NVIDIA) & Yunsup Lee (SiFive)
NVIDIA'S DEEP LEARNING ACCELERATOR MEETS SIFIVE'S FREEDOM PLATFORM Frans Sijstermans (NVIDIA) & Yunsup Lee (SiFive) NVDLA NVIDIA DEEP LEARNING ACCELERATOR IP Core for deep learning part of NVIDIA s Xavier
More informationCreating a base Zynq design with Vivado IPI
Creating a base Zynq design with Vivado IPI 2013.2 based on: http://www.zedboard.org/zh-hant/node/1454 http://xillybus.com/tutorials/vivado-hls-c-fpga-howto-1 Dr. Heinz Rongen Forschungszentrum Jülich
More informationVXS-610 Dual FPGA and PowerPC VXS Multiprocessor
VXS-610 Dual FPGA and PowerPC VXS Multiprocessor Two Xilinx Virtex -5 FPGAs for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications
More informationSAM A5 ARM Cortex - A5 MPUs
SAM A5 ARM Cortex - A5 MPUs Industry s lowest-power MPUs Ideal for secure industry, IoT, wearable applications Operating at 600MHz/945DMIPS with low power consumption, the SAMA5 ARM Cortex-A5 based MPU
More informationEarly Software Development Through Emulation for a Complex SoC
Early Software Development Through Emulation for a Complex SoC FTF-NET-F0204 Raghav U. Nayak Senior Validation Engineer A P R. 2 0 1 4 TM External Use Session Objectives After completing this session you
More informationMicroblaze for Linux Howto
Microblaze for Linux Howto This tutorial shows how to create a Microblaze system for Linux using Xilinx XPS on Windows. The design is targeting the Spartan-6 Pipistello LX45 development board using ISE
More informationOptimizing ARM SoC s with Carbon Performance Analysis Kits. ARM Technical Symposia, Fall 2014 Andy Ladd
Optimizing ARM SoC s with Carbon Performance Analysis Kits ARM Technical Symposia, Fall 2014 Andy Ladd Evolving System Requirements Processor Advances big.little Multicore Unicore DSP Cortex -R7 Block
More informationSTM32MP1 Microprocessor Continuing the STM32 Success Story. Press Presentation
STM32MP1 Microprocessor Continuing the STM32 Success Story Press Presentation What Happens when STM32 meets Linux? 2 + = Linux The STM32MP1 Microprocessor Happens! 3 Available NOW! Extending STM32 success
More informationSignal Processing Algorithms into Fixed Point FPGA Hardware Dennis Silage ECE Temple University
Signal Processing Algorithms into Fixed Point FPGA Hardware Dennis Silage silage@temple.edu ECE Temple University www.temple.edu/scdl Signal Processing Algorithms into Fixed Point FPGA Hardware Motivation
More informationRZ Embedded Microprocessors
Next Generation HMI Solutions RZ Embedded Microprocessors www.renesas.eu 2013.11 The RZ Family Embedded Microprocessors The RZ is a new family of embedded microprocessors that retains the ease-of-use of
More informationBuilding High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink. Robert Kaye
Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink Robert Kaye 1 Agenda Once upon a time ARM designed systems Compute trends Bringing it all together with CoreLink 400
More informationFull Linux on FPGA. Sven Gregori
Full Linux on FPGA Sven Gregori Enclustra GmbH FPGA Design Center Founded in 2004 7 engineers Located in the Technopark of Zurich FPGA-Vendor independent Covering all topics
More informationTHE LEADER IN VISUAL COMPUTING
MOBILE EMBEDDED THE LEADER IN VISUAL COMPUTING 2 TAKING OUR VISION TO REALITY HPC DESIGN and VISUALIZATION AUTO GAMING 3 BEST DEVELOPER EXPERIENCE Tools for Fast Development Debug and Performance Tuning
More informationReducing Time-to-Market with i.mx6-based Qseven Modules
Reducing Time-to-Market with i.mx6-based Qseven Modules congatec Facts The preferred global vendor for innovative embedded solutions to enable competitive advantages for our customers. Founded December
More information«Real Time Embedded systems» Multi Masters Systems
«Real Time Embedded systems» Multi Masters Systems rene.beuchat@epfl.ch LAP/ISIM/IC/EPFL Chargé de cours rene.beuchat@hesge.ch LSN/hepia Prof. HES 1 Multi Master on Chip On a System On Chip, Master can
More informationFPGA 加速机器学习应用. 罗霖 2017 年 6 月 20 日
FPGA 加速机器学习应用 罗霖 Andy.luo@Xilinx.com 2017 年 6 月 20 日 Xilinx The All Programmable Company XILINX - Founded 1984 Headquarters Research and Development Sales and Support Manufacturing $2.21B FY16 revenue
More informationBittWare s XUPP3R is a 3/4-length PCIe x16 card based on the
FPGA PLATFORMS Board Platforms Custom Solutions Technology Partners Integrated Platforms XUPP3R Xilinx UltraScale+ 3/4-Length PCIe Board with Quad QSFP and 512 GBytes DDR4 Xilinx Virtex UltraScale+ VU7P/VU9P/VU11P
More informationOpen Platform for Developing and Testing Smart Grid Automation Systems. Igor Alvarado National Instruments Corp.
Open Platform for Developing and Testing Smart Grid Automation Systems Igor Alvarado National Instruments Corp. Panel 1: State of the Art: Modeling, Simulation, Testing and Calibration Facilities April
More information