User Adjustable Process Scheduling Mechanism for a Multiprocessor Embedded System

Size: px
Start display at page:

Download "User Adjustable Process Scheduling Mechanism for a Multiprocessor Embedded System"

Transcription

1 Proceedings of he 6h WSEAS Inernaional Conference on Applied Compuer Science, Tenerife, Canary Islands, Spain, December 16-18, User Adjusable Process Scheduling Mechanism for a Muliprocessor Embedded Sysem SLO-LI CHU, CHIH-CHIEH HSIAO, PIN-HUA CHIU, HSIEN-CHANG LIN Deparmen of Informaion and Compuer Engineering Chung-Yuan Chrisian Universiy 200, Chung Pei Rd., Chung Li, 32023, TAIWAN Absrac: The muliprocessor compuer sysems become more popular for he improvemen of he processor s design and fabricaion s evoluion. In he pas, he muliprocessors sysems are usually adoped in server sysems. Nowadays, he configuraions of muliprocessor are also adoped in he personal compuers or embedded sysems. Bu we canno achieve he opimal performance of he muliprocessor sysems efficienly because ask-scheduling mechanism canno be adjused for he real performing siuaion. Even he ask-scheduler of he operaing sysem canno handle his problem. Also, he parallel program is hard o develop for he specific sysem o improve performance. In his paper, we provide a ool, called MONOPOLY, for users o adjus he scheduling policies of OS dynamically. I can improve he uilizaion of he muliple processors resources by allowing user o occupy a processor o make he specified program execue solely. In our experimen, he resuls show ha he program will finish faser by using MONOPOLY. When he sysem is fully loaded, he execuion ime of he program wih MONOPOLY will be much shorer hen he program wihou his ool. Key-word: MONOPOLY, Muliprocessor, User Adjusable Process Scheduling, Operaing Sysem, Embedded Sysem 1 Inroducion Embedded Sysems become more popular, such as he mobile phone, MP3/MP4 player, and indusrial compuers. As we know he embedded sysems, which are design for some specific applicaions. Accordingly, he designers usually wan o reduce he coss by limiing sysem resources. However, he embedded applicaions become more complex. So he performance of he embedded sysem should be enhanced by some echniques, even by adoping SMP archiecures. Symmeric Muliprocessor, or SMP, is a muliprocessor compuer archiecure where wo or more idenical processors are conneced o a single shared main memory. Mos common muliprocessor sysems oday use SMP archiecure. SMP sysems allow any processor o work on any ask no maer where he daa for ha ask is locaed in memory; wih proper operaing sysem suppor, SMP sysems can easily move asks beween processors o balance he workload efficienly. However, he increasing of processors are no always bring large performance enhancemen. If we observe he ask execuion in he SMP sysem, he workload of each processor is no always balanced; some processor will go ino idle. However, if we ry o fully uilize he processors he program mus be designed in parallel. When develop he parallel program, we need o consider he programming syle of parallel processing or adop some parallelizing compiler o ransfer program. In fac, he sofware indusries are lake of sandard ools o opimize he program for each muliprocessor sysem auomaically. By he way, he operaing sysem generally use firs processor o handle inerrups, so he scheduler will schedule he process o he firs processor generally, only when he workload of processors are very imbalanced. This will causes he imbalanced workload and reduce sysem uilizaion. Today, he rends of processor s design have been moved from developing higher frequency o reduce power consumpion. In order o achieve high performance and low power consumpion, he sysem archiecure obviously change from higher frequency o muli-core processor, even in embedded compuing. In many applicaions of embedded sysems, more and more applicaions focus mulimedia encoding/decoding, like 3G mobile phone and video camera wih MPEG-4 feaures. They need powerful compuaion capabiliy wih small scale, high performance, low-power consuming, and reliable compuaion. According o hese requiremens, he muli-core or chip muliprocessor archiecures seem o be he bes answer. Therefore we develop a ool, called MONOPOLY, o fully uilize he capabiliy of muliprocessor sysem according o acual user requiremen. I allows user o adjus he scheduling mechanism of operaing sysem for he specific program so he program can be performed solely and finish faser on he muliprocessor sysem The organizaion of his paper is as follows. In secion 2, he previous scheduling mechanism of Linux kernel and

2 Proceedings of he 6h WSEAS Inernaional Conference on Applied Compuer Science, Tenerife, Canary Islands, Spain, December 16-18, relaed sudy are reviewed. Secion 3 presens he implemenaion of our MONOPOLY sysem in deail. In secion 4 we demonsrae he experimenal resuls and he speedup obained when MONOPOLY is used. Finally, secion 5 and secion 6 give he conclusion and fuure works respecively. 2 Relaed Works 2.1 Inroducion o Linux kernel scheduler There is a brand new schedule mechanism in Linux kernel 2.6[1][2][4][5][6], which can finds he mos suiable ask o execue in he mos siuaions. When a program is execuing and enering he scheduling, his ask will be puing in he corresponding prioriy s runqueue. In a period of ime, imer inerrup will rigger schedule() o check he ime slice of curren asks is running ou or no. If yes, schedule() will find he nex execuing asks from runqueue. According a normal queue, if here is a ask running ou is ime slice, i will be removed from he head of queue o he ail of queue. Cause a leas O(n) ime complexiy, for he needs of decreasing re-calculae loops. The scheduler mainains wo prioriy arrays: acive and expired for each processor. The acive array keeps he asks ha haven run ou of is ime slice. And in expired array, includes he asks ha have run ou of is ime slice. Time slice will re-calculae when a ask runs off is ime slice before moving o expired array. Acive array and expired array will be exchanged while all of he asks in acive array run ou is ime slice. sruc runqueue{ sruc ask_sruc *curr; //curren array sruc ask_sruc *acive;//acive array sruc ask_sruc *expired; //expired array }; The srucure of he prioriy array And schedule() can easily find nex highes prioriy asks by he saemens below. sruc ask_sruc *prev, *nex; sruc lis_head *queue; sruc prio_array array; in idx; prev = curren; array = rq->acive; idx = sched_find_firs_bi( array->bimap); queue = array->queue + idx; nex = lis_enry(queue->nex, sruc ask_sruc, run_lis); The Fig.1 shows how he scheduling mechanism works. Firs, schedule() calls sched_find_firs_se() o find he firs bi in acive array, and his bi corresponds o highes prioriy and execuable ask. Then his ask will be execued by processor. Execuing ime of hese saemens doesn influence on he number of asks in he sysem i s O(1). schedule() bi-0 : Prioriy bi Prioriy Array While Linux kernel manages a SMP sysem, every processor has is own runqueue. Besides, wihin fix laency, he kernel has o check amoun of asks running on each processor is balance. If no, load_balanced() will move asks beween processors o make balanced workload. 2.2 ARTiS ARTiS is a real-ime Linux exension ha arges SMP. The goal of ARTiS (Asymmeric Real-Time Scheduling) Projec [3] is acceleraing real-ime asks response laencies. RT0 means hard real-ime which needs o be done as soon as possible, and RTn is sof real-ime. When ARTiS is booing, all of he processors will be pariioned ino wo pars RT and NRT. RT processors are specialized o execue real-ime asks, and NRT processors are specialized o execue non real-ime asks. The Fig.2 and Fig.3 show he difference beween he real-ime scheduling policies of Linux and ARTiS RT Task sched_find_firs_se() RT Task bi-7 : Prioriy 7 bi-139 : Prioriy 139 Prioriy 30 Prioriy 11 Prioriy 9 Prioriy Prioriy The processes of prioriy 7 Firs process in runqueue Fig. 1. The schedule mechanism of Linux kernel 2.6 RT Task Fig. 2. The original scheduling mechanism of Linux kernel.

3 Proceedings of he 6h WSEAS Inernaional Conference on Applied Compuer Science, Tenerife, Canary Islands, Spain, December 16-18, NRT CPU RT CPU RT Task RT Task RT Task Task 0 Task 2 Task 3 Task 5 Task 1 Task 4 Fig. 3. The scheduling mechanism of ARTiS When ARTiS is sared, all of he RT asks will be arranged o RT processor, and NRT asks will be moved o NRT processor. When here is a free RT processor, NRT asks will be moved o RT processor. In oher condiion, while he number of RT asks is larger han RT processors, hose RT asks ha haven occupied processor will be arranged o NRT processor by ARTiS load balancer. And Linux will follow he original mechanism when execuing NRT asks. ARTiS, using a ask FIFO o save he moving asks in sead of locking wo runqueues o diminish laencies during moving asks beween NRT processor and RT processor. If RT processor is fully loaded and here is a RT ask waiing for execuion, he RT ask will be moved o NRT processor. When here is free RT processor, he RT ask will move o RT processor hrough he ask fifo. So ha wo runqueues do no need o wai for spin lock. Make he arrangemen for RT asks more efficienly in muliprocessor sysem. 3 Implemenaion In his paper, we bring up a mechanism. When he mechanism sared, he program, which is seleced by user, can occupy he seleced processor. The Fig. 4 and 5 show he mechanism we wan o implemen. Task 0 Task 1 Task 3 Task 4 Task 2 Task K Task 3 Task 4 Tasks migrae o CPU 0 only Task K on his CPU Fig. 4 A snapsho of a ypical ask scheduling Task 5 Fig. 5. When he Task K is execuing via our ool When mechanism sared, he asks will be removed from processor 2 o processor 1, hen pu ask K o processor 2 as Fig. 5. From now on, every ask can be arranged o he runqueue of processor 2. Bu processor 2 follows Linux mechanism while our mechanism isn sared. This ool needs o move asks beween processors. So we need o modify he kernel o mees our requiremens. According o our code racing, we ge he following siuaions ha kernel will move asks beween processors. scheduler_ick() schedule() idle_balance() rebalance_ick() migraion_hread() idle_balance_newidle() load_balance() move_asks() move_asks() acive_load_balance() move_asks() pull_ask() pull_ask() pull_ask() migrae_ask() Move ask off curren CPU o desinaion CPU Fig. 6. The call graph of asks movemens

4 Proceedings of he 6h WSEAS Inernaional Conference on Applied Compuer Science, Tenerife, Canary Islands, Spain, December 16-18, In scheduler_ick(), if schedule() found ha if a processor is going ino idle, he scheduler will call idle_balance() o pull he asks from oher processors o preven from unbalanced siuaion. And he rebalance_ick() will check he load-balance beween processors via rebalance_ick(), if he he load is no balance, he load-balancer will adjus he loading o be balancing. The migraion_hread() is a special kernel hread, every processors have such kernel hread. In he Linux 2.6 sysems, we can find his process exiss wih he name migraion/n. I is used o move hreads beween processors. If we wan he loading be unbalanced. We mus ry o preven he asks movemens in hese load balance funcions. And ry o occupy one of he processor. These cause los of code modify o he linux kernel. Bu in Relaed Works, we menioned here s a research abou enhance he Real-Time performance of he sysem, ARTiS. The ool used in his paper is based on ARTiS Projec ha menioned in Relaed Works. User only needs o selec a program and which processor will execue his program. This ool will modify he aribue of he ask o mee ARTiS s requiremen. To make he ask o be RT0 prioriy o occupy specific processor, we can se ask as RT0 by he saemens below. #include <sched.h> //declarae of scheduling policy sched_param schp; //ge maximum prioriy (RT0) schp.sched_prioriy = sched_ge_prioriy_max(sched_fifo); //se scheduling policy for he process sched sescheduler(0, SCHED FIFO, &schp); Besides, use he following saemen o se which processor will be occupied by he ask. #include <sched.h> //declarae of specific CPU unsigned in spec_cpu; //se he CPU affiniy for he process sched_seaffiniy( 0, sizeof(unsigned long), 0x1UL << spec cpu); The wo seing procedures ransfer he seleced program o RT0 i.e. i will occupy a seleced processor. And he oher asks will be arranged o oher processors. And his characerisic is perfecly mees our needs. Making he users can adjus processes scheduling mechanism easily via our ool. 4 Experimenal Resuls We verify our firs version of ool on x86 plaform. We use Fedora Core 3 ( Linux kernel wih ARTiS ) as operaing sysem and GCC 3.4 as compiler. The hardware seings are Penium D 2.8GHz, 1GB DDR SDRAM wih Inel 945G chipses. The sofware o exam execuion ime is he MP3 converer LAME and MPEG encoder/decoder MPlayer. We use LAME o conver wave file o mp3, MPlayer o conver MPEG-1 video o H.263+ MPEG-4 Video. When he es is running, we will also run some applicaions o ensure here are some loadings on he sysem. Noe ha he wave files in he es are 16-bi 44.1KHz forma and he MPEG-1 video file is in 320x240 resoluion wih 29FPS. 4.1 The sysem wih ligh loading We re running X-Windows (GNOME 3.x) and MPlayer o play an MPEG-1 video. Compare he execuion ime of compressing differen sizes of wave files by LAME. (Argumens of LAME: -b 320) Table 1. Using LAME o conver wave o mp3. Wave file o es Time (sec) 40MB 100MB 400MB Linux Wih Tool Difference % 10.1 % 10.8 % From Table 1, we can find if he program execue via our plug ool, he execuion ime is obviously decreasing. We can conver he wave file o mp3 files faser, as he file become larger he incremens of execuion ime is more and more obvious. When he file size comes o 100MB, he improvemen of execuion ime can reach 10%. Nex, we compare he execuion ime of he compressing MPEG-1 video file o H.263+ MPEG-4 video file via MEncoder in MPlayer. We use he 2-pass encoding mode, o conver he MPEG-1 file o H.263+ MPEG-4 file.

5 Proceedings of he 6h WSEAS Inernaional Conference on Applied Compuer Science, Tenerife, Canary Islands, Spain, December 16-18, Table 2. Conver 50MB MPEG-1 Video file o Time (sec) Pass-1 Pass-2 Toal Linux Wih Tool Difference % 24.7 % 26.1 % Table 3. Conver 350MB MPEG-1 Video file o Time (sec) Pass-1 Pass-2 Toal Linux Wih Tool Difference % 29.7 % 30.5 % From he Table 2 & 3, we can find when he program execues via our ool. The execuion ime of he programs is improved a lo. 4.2 The sysem wih higher loading As above, he X-Windows and he MPlayer o play an MPEG-1 video, we also open anoher MPlayer o play an video in X-Windows sysem. Table 4. Using LAME o conver wave o mp3. Wave file o es Time (sec) 40MB 100MB Table 5. Conver 50MB MPEG-1 video file o Time (sec) Pass-1 Pass-2 Toal Linux Wih Tool Difference % 30.6 % 32.0 % Table 6. Conver 350MB MPEG-1 video file o Time (sec) Pass-1 Pass-2 Toal Linux Wih Tool Difference % 36.2 % 36.0 % Comparing he resuls above and he resuls wih he sysem of ligh loading, we can find ha he improvemens of execuion ime are increased more han before. Take LAME for example, he execuion ime of his resul can improve more abou 8% and he convering of H.263+ is abou 6% Time of Ligh Loading Sysem Linux Wih Tool Difference % 18.3 % sec 0 40MB Wave 100MB Wave 50MB MPEG-1 Tesing Files 350MB MPEG-1 Linux Wih Tool Fig. 7. Experimenal resuls (Ligh loading sysem)

6 Proceedings of he 6h WSEAS Inernaional Conference on Applied Compuer Science, Tenerife, Canary Islands, Spain, December 16-18, sec Time of Heavy Loading Sysem MB Wave MB Wave MB MPEG-1 Tesing Files MB MPEG Linux Wih Tool Fig. 8. Experimenal resuls (Heavy Loading Sysem) Fig. 7 and Fig. 8 compare he experimenal resuls. As we can find in he bar chars, he execuion ime is significanly decreased wih our ool. All he resuls showed ha if a program execued wih our ool, he execuion ime would be less hen he original OS scheduling mechanism. 5 Conclusions In he paper, we provide a mechanism for user o adjus scheduling mechanism of he operaing sysem, which allow a seleced ask o increase execuing speed by occupy a processor solely. From experimenal resul, we can make grea speed enhance by leing a ask occupy a processor. While he sysem is high loaded, a RT processor can concenrae on execuing he seleced ask insead of serving many asks wih conex swiching. Oherwise he seleced ask will be scheduled wih oher asks and wase ime cones swiching, and hen he seleced ask needs more ime o be finish. Today, he muliprocessor archiecure becomes more and more popular, bu i s sill a difficul opic o fully uilize he resources of processors effecively. Also, he operaing sysem canno assign he resources properly and i s hard o design a parallel program. So develop a user adjusable dynamic scheduling mechanism ha can assign a ask o a specified processor and execue solely is very helpful, no only accelerae execuing speed of he seleced ask, bu also increase he uilizaion of processors. Muli-processor becomes mainsream in he erriories of server and personal compuer. Bu embedded sysems do no have rapid compuaional abiliy as servers and personal compuers. So he resources of processor are more precious in embedded sysems. We can uilize resources more effecive in embedded sysem by user adjusable scheduling o enhance efficacy. 6 Fuure Works The ools used in he paper, included MONOPOLY and ARTiS, are only for x86 machines. They can be used in mos embedded sysems such as ARM and PowerPC plaforms. In he fuure, we will plan o por MONOPOLY o he seleced embedded sysem, Xilinx ML310 Developmen Plaform, which includes wo PowerPC 405 processors ha conneced wih IBM CoreConnec on-chip bus. In Linux 2.6, here are 250 imes imer inerrup in one second by defaul. Tha means i coss quie a few resources for scheduling and deciding o conex swich or no. Accordingly, we also plan o design a hardware scheduler o reduce he workload of sofware scheduler beween wo processors on FPGA, o accelerae he performance of he presened user adjusable dynamic scheduler in his paper. 7 Acknowledgemen This work is suppored in par by he Naional Science Council of Republic of China, Taiwan under Gran NSC E Reference: [1] J. Aas, Undersanding he Linux CPU Scheduler, 2005 Silicon Graphics, Inc, Feb [2] R. Love, Linux Kernel Developmen, SAMS, Developer Library Series, [3] E. Piel, P. Marque, J. Soula, J.L. Dekeyser, Asymmeric Real-Time Scheduler on Muli-Processor Archiecure, 20h Inernaional Parallel and Disribued Processing Symposium, 2006 (IPDPS 2006), pp , Apr [4] G. E. Allen and B. L. Evans. Real-ime sonar beamforming on worksaions using process neworks and POSIX hreads, IEEE Transacions on Signal Processing, pp , Mar [5] K. Morgan, Preempible Linux: A realiy check, Whie paper, MonaVisa Sofware, Inc., [6] J. D. Valois. Implemening lock-free queues. In Proceedings of he Sevenh Inernaional Conference on Parallel and Disribued Compuing Sysems, Las Vegas, NV, Oc

FIELD PROGRAMMABLE GATE ARRAY (FPGA) AS A NEW APPROACH TO IMPLEMENT THE CHAOTIC GENERATORS

FIELD PROGRAMMABLE GATE ARRAY (FPGA) AS A NEW APPROACH TO IMPLEMENT THE CHAOTIC GENERATORS FIELD PROGRAMMABLE GATE ARRAY (FPGA) AS A NEW APPROACH TO IMPLEMENT THE CHAOTIC GENERATORS Mohammed A. Aseeri and M. I. Sobhy Deparmen of Elecronics, The Universiy of Ken a Canerbury Canerbury, Ken, CT2

More information

COSC 3213: Computer Networks I Chapter 6 Handout # 7

COSC 3213: Computer Networks I Chapter 6 Handout # 7 COSC 3213: Compuer Neworks I Chaper 6 Handou # 7 Insrucor: Dr. Marvin Mandelbaum Deparmen of Compuer Science York Universiy F05 Secion A Medium Access Conrol (MAC) Topics: 1. Muliple Access Communicaions:

More information

A time-space consistency solution for hardware-in-the-loop simulation system

A time-space consistency solution for hardware-in-the-loop simulation system Inernaional Conference on Advanced Elecronic Science and Technology (AEST 206) A ime-space consisency soluion for hardware-in-he-loop simulaion sysem Zexin Jiang a Elecric Power Research Insiue of Guangdong

More information

source managemen, naming, proecion, and service provisions. This paper concenraes on he basic processor scheduling aspecs of resource managemen. 2 The

source managemen, naming, proecion, and service provisions. This paper concenraes on he basic processor scheduling aspecs of resource managemen. 2 The Virual Compuers A New Paradigm for Disribued Operaing Sysems Banu Ozden y Aaron J. Goldberg Avi Silberschaz z 600 Mounain Ave. AT&T Bell Laboraories Murray Hill, NJ 07974 Absrac The virual compuers (VC)

More information

STEREO PLANE MATCHING TECHNIQUE

STEREO PLANE MATCHING TECHNIQUE STEREO PLANE MATCHING TECHNIQUE Commission III KEY WORDS: Sereo Maching, Surface Modeling, Projecive Transformaion, Homography ABSTRACT: This paper presens a new ype of sereo maching algorihm called Sereo

More information

PART 1 REFERENCE INFORMATION CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONITOR

PART 1 REFERENCE INFORMATION CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONITOR . ~ PART 1 c 0 \,).,,.,, REFERENCE NFORMATON CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONTOR n CONTROL DATA 6400 Compuer Sysems, sysem funcions are normally handled by he Monior locaed in a Peripheral

More information

Let s get physical - EDA Tools for Mobility

Let s get physical - EDA Tools for Mobility Le s ge physical - EDA Tools for Mobiliy Aging and Reliabiliy Communicaion Mobile and Green Mobiliy - Smar and Safe Frank Oppenheimer OFFIS Insiue for Informaion Technology OFFIS a a glance Applicaion-oriened

More information

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab CMOS INEGRAED CIRCUI DESIGN ECHNIQUES Universiy of Ioannina Clocking Schemes Dep. of Compuer Science and Engineering Y. siaouhas CMOS Inegraed Circui Design echniques Overview 1. Jier Skew hroughpu Laency

More information

Analysis of Various Types of Bugs in the Object Oriented Java Script Language Coding

Analysis of Various Types of Bugs in the Object Oriented Java Script Language Coding Indian Journal of Science and Technology, Vol 8(21), DOI: 10.17485/ijs/2015/v8i21/69958, Sepember 2015 ISSN (Prin) : 0974-6846 ISSN (Online) : 0974-5645 Analysis of Various Types of Bugs in he Objec Oriened

More information

Selective Offloading in Mobile Edge Computing for the Green Internet of Things

Selective Offloading in Mobile Edge Computing for the Green Internet of Things EDGE COMPUTING FOR THE INTERNET OF THINGS Selecive Offloading in Mobile Edge Compuing for he Green Inerne of Things Xinchen Lyu, Hui Tian, Li Jiang, Alexey Vinel, Sabia Maharjan, Sein Gjessing, and Yan

More information

A Matching Algorithm for Content-Based Image Retrieval

A Matching Algorithm for Content-Based Image Retrieval A Maching Algorihm for Conen-Based Image Rerieval Sue J. Cho Deparmen of Compuer Science Seoul Naional Universiy Seoul, Korea Absrac Conen-based image rerieval sysem rerieves an image from a daabase using

More information

MOBILE COMPUTING. Wi-Fi 9/20/15. CSE 40814/60814 Fall Wi-Fi:

MOBILE COMPUTING. Wi-Fi 9/20/15. CSE 40814/60814 Fall Wi-Fi: MOBILE COMPUTING CSE 40814/60814 Fall 2015 Wi-Fi Wi-Fi: name is NOT an abbreviaion play on Hi-Fi (high fideliy) Wireless Local Area Nework (WLAN) echnology WLAN and Wi-Fi ofen used synonymous Typically

More information

MOBILE COMPUTING 3/18/18. Wi-Fi IEEE. CSE 40814/60814 Spring 2018

MOBILE COMPUTING 3/18/18. Wi-Fi IEEE. CSE 40814/60814 Spring 2018 MOBILE COMPUTING CSE 40814/60814 Spring 2018 Wi-Fi Wi-Fi: name is NOT an abbreviaion play on Hi-Fi (high fideliy) Wireless Local Area Nework (WLAN) echnology WLAN and Wi-Fi ofen used synonymous Typically

More information

Scheduling. Scheduling. EDA421/DIT171 - Parallel and Distributed Real-Time Systems, Chalmers/GU, 2011/2012 Lecture #4 Updated March 16, 2012

Scheduling. Scheduling. EDA421/DIT171 - Parallel and Distributed Real-Time Systems, Chalmers/GU, 2011/2012 Lecture #4 Updated March 16, 2012 EDA421/DIT171 - Parallel and Disribued Real-Time Sysems, Chalmers/GU, 2011/2012 Lecure #4 Updaed March 16, 2012 Aemps o mee applicaion consrains should be done in a proacive way hrough scheduling. Schedule

More information

4. Minimax and planning problems

4. Minimax and planning problems CS/ECE/ISyE 524 Inroducion o Opimizaion Spring 2017 18 4. Minima and planning problems ˆ Opimizing piecewise linear funcions ˆ Minima problems ˆ Eample: Chebyshev cener ˆ Muli-period planning problems

More information

SCHED_DEADLINE (what it does and doesn't do, yet).

SCHED_DEADLINE (what it does and doesn't do, yet). SCHED_DEADLINE (wha i does and doesn' do, ye). Juri Lelli Deparmen of Auomaic Conrol Lund Universiy (Sweden), May 5h 2014 TeCIP Insiue, Scuola Superiore San'Anna Area della Ricerca CNR, Via G. Moruzzi

More information

Simple Network Management Based on PHP and SNMP

Simple Network Management Based on PHP and SNMP Simple Nework Managemen Based on PHP and SNMP Krasimir Trichkov, Elisavea Trichkova bsrac: This paper aims o presen simple mehod for nework managemen based on SNMP - managemen of Cisco rouer. The paper

More information

The Impact of Product Development on the Lifecycle of Defects

The Impact of Product Development on the Lifecycle of Defects The Impac of Produc Developmen on he Lifecycle of Rudolf Ramler Sofware Compeence Cener Hagenberg Sofware Park 21 A-4232 Hagenberg, Ausria +43 7236 3343 872 rudolf.ramler@scch.a ABSTRACT This paper invesigaes

More information

Assignment 2. Due Monday Feb. 12, 10:00pm.

Assignment 2. Due Monday Feb. 12, 10:00pm. Faculy of rs and Science Universiy of Torono CSC 358 - Inroducion o Compuer Neworks, Winer 218, LEC11 ssignmen 2 Due Monday Feb. 12, 1:pm. 1 Quesion 1 (2 Poins): Go-ack n RQ In his quesion, we review how

More information

Test - Accredited Configuration Engineer (ACE) Exam - PAN-OS 6.0 Version

Test - Accredited Configuration Engineer (ACE) Exam - PAN-OS 6.0 Version Tes - Accredied Configuraion Engineer (ACE) Exam - PAN-OS 6.0 Version ACE Exam Quesion 1 of 50. Which of he following saemens is NOT abou Palo Alo Neworks firewalls? Sysem defauls may be resored by performing

More information

Packet Scheduling in a Low-Latency Optical Interconnect with Electronic Buffers

Packet Scheduling in a Low-Latency Optical Interconnect with Electronic Buffers Packe cheduling in a Low-Laency Opical Inerconnec wih Elecronic Buffers Lin Liu Zhenghao Zhang Yuanyuan Yang Dep Elecrical & Compuer Engineering Compuer cience Deparmen Dep Elecrical & Compuer Engineering

More information

An Adaptive Spatial Depth Filter for 3D Rendering IP

An Adaptive Spatial Depth Filter for 3D Rendering IP JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.3, NO. 4, DECEMBER, 23 175 An Adapive Spaial Deph Filer for 3D Rendering IP Chang-Hyo Yu and Lee-Sup Kim Absrac In his paper, we presen a new mehod

More information

SCHED_DEADLINE How to use it

SCHED_DEADLINE How to use it TeCIP Insiue, Scuola Superiore San'Anna Area della Ricerca CNR, Via G. Moruzzi 1 56127 Pisa, Ialy SCHED_DEADLINE How o use i Juri Lelli Reis Lab SSSUP Pisa (Ialy), June 26h 2014 Basics and saus Ouline

More information

Overview of Board Revisions

Overview of Board Revisions s Sysem Overview MicroAuoBox Embedded PC MicroAuoBox II can be enhanced wih he MicroAuoBox Embedded PC. The MicroAuoBox EmbeddedPC is powered via he MicroAuoBox II power inpu connecor. Wih he common power

More information

Improving the Efficiency of Dynamic Service Provisioning in Transport Networks with Scheduled Services

Improving the Efficiency of Dynamic Service Provisioning in Transport Networks with Scheduled Services Improving he Efficiency of Dynamic Service Provisioning in Transpor Neworks wih Scheduled Services Ralf Hülsermann, Monika Jäger and Andreas Gladisch Technologiezenrum, T-Sysems, Goslarer Ufer 35, D-1585

More information

Nonparametric CUSUM Charts for Process Variability

Nonparametric CUSUM Charts for Process Variability Journal of Academia and Indusrial Research (JAIR) Volume 3, Issue June 4 53 REEARCH ARTICLE IN: 78-53 Nonparameric CUUM Chars for Process Variabiliy D.M. Zombade and V.B. Ghue * Dep. of aisics, Walchand

More information

Optimizing the Processing Performance of a Smart DMA Controller for LTE Terminals

Optimizing the Processing Performance of a Smart DMA Controller for LTE Terminals Opimizing he Processing Performance of a Smar DMA Conroller for LTE Terminals David Szczesny, Sebasian Hessel, Shadi Traboulsi, Aila Bilgic Insiue for Inegraed Sysems, Ruhr-Universiä Bochum D-78 Bochum,

More information

Research Article An Adaptive and Integrated Low-Power Framework for Multicore Mobile Computing

Research Article An Adaptive and Integrated Low-Power Framework for Multicore Mobile Computing Hindawi Mobile Informaion Sysems Volume 2017, Aricle ID 9642958, 11 pages hps://doi.org/10.1155/2017/9642958 Research Aricle An Adapive and Inegraed Low-Power Framework for Mulicore Mobile Compuing Jongmoo

More information

Voltair Version 2.5 Release Notes (January, 2018)

Voltair Version 2.5 Release Notes (January, 2018) Volair Version 2.5 Release Noes (January, 2018) Inroducion 25-Seven s new Firmware Updae 2.5 for he Volair processor is par of our coninuing effors o improve Volair wih new feaures and capabiliies. For

More information

Design and Application of Computer-aided English Online Examination System NONG DeChang 1, a

Design and Application of Computer-aided English Online Examination System NONG DeChang 1, a 3rd Inernaional Conference on Maerials Engineering, Manufacuring Technology and Conrol (ICMEMTC 2016) Design and Applicaion of Compuer-aided English Online Examinaion Sysem NONG DeChang 1, a 1,2 Guangxi

More information

An efficient approach to improve throughput for TCP vegas in ad hoc network

An efficient approach to improve throughput for TCP vegas in ad hoc network Inernaional Research Journal of Engineering and Technology (IRJET) e-issn: 395-0056 Volume: 0 Issue: 03 June-05 www.irje.ne p-issn: 395-007 An efficien approach o improve hroughpu for TCP vegas in ad hoc

More information

Implementing Ray Casting in Tetrahedral Meshes with Programmable Graphics Hardware (Technical Report)

Implementing Ray Casting in Tetrahedral Meshes with Programmable Graphics Hardware (Technical Report) Implemening Ray Casing in Terahedral Meshes wih Programmable Graphics Hardware (Technical Repor) Marin Kraus, Thomas Erl March 28, 2002 1 Inroducion Alhough cell-projecion, e.g., [3, 2], and resampling,

More information

Chapter 3 MEDIA ACCESS CONTROL

Chapter 3 MEDIA ACCESS CONTROL Chaper 3 MEDIA ACCESS CONTROL Overview Moivaion SDMA, FDMA, TDMA Aloha Adapive Aloha Backoff proocols Reservaion schemes Polling Disribued Compuing Group Mobile Compuing Summer 2003 Disribued Compuing

More information

COMP26120: Algorithms and Imperative Programming

COMP26120: Algorithms and Imperative Programming COMP26120 ecure C3 1/48 COMP26120: Algorihms and Imperaive Programming ecure C3: C - Recursive Daa Srucures Pee Jinks School of Compuer Science, Universiy of Mancheser Auumn 2011 COMP26120 ecure C3 2/48

More information

NEWTON S SECOND LAW OF MOTION

NEWTON S SECOND LAW OF MOTION Course and Secion Dae Names NEWTON S SECOND LAW OF MOTION The acceleraion of an objec is defined as he rae of change of elociy. If he elociy changes by an amoun in a ime, hen he aerage acceleraion during

More information

Sam knows that his MP3 player has 40% of its battery life left and that the battery charges by an additional 12 percentage points every 15 minutes.

Sam knows that his MP3 player has 40% of its battery life left and that the battery charges by an additional 12 percentage points every 15 minutes. 8.F Baery Charging Task Sam wans o ake his MP3 player and his video game player on a car rip. An hour before hey plan o leave, he realized ha he forgo o charge he baeries las nigh. A ha poin, he plugged

More information

UX260 QUICK START GUIDE

UX260 QUICK START GUIDE UX260 QUICK START GUIDE Transferring Music Playing Music Blueooh Pairing Taking a Picure/ Recording a Video www.lgusa.com Geing o Know Your Phone Camera BACK SIDE Lef Sof Key Speakerphone Key Talk Key

More information

Connections, displays and operating elements. 3 aux. 5 aux.

Connections, displays and operating elements. 3 aux. 5 aux. Taser PlusKapiel3:Taser3.1Taser Plus Meren2005V6280-561-0001/08 GB Connecions, displays and operaing elemens Taser Plus Arec/Anik/Trancen Operaing insrucions A 1 2 1 2 3 4 5 6 C B A B 3 aux. 7 8 9 aux.

More information

Coded Caching with Multiple File Requests

Coded Caching with Multiple File Requests Coded Caching wih Muliple File Requess Yi-Peng Wei Sennur Ulukus Deparmen of Elecrical and Compuer Engineering Universiy of Maryland College Park, MD 20742 ypwei@umd.edu ulukus@umd.edu Absrac We sudy a

More information

Outline. EECS Components and Design Techniques for Digital Systems. Lec 06 Using FSMs Review: Typical Controller: state

Outline. EECS Components and Design Techniques for Digital Systems. Lec 06 Using FSMs Review: Typical Controller: state Ouline EECS 5 - Componens and Design Techniques for Digial Sysems Lec 6 Using FSMs 9-3-7 Review FSMs Mapping o FPGAs Typical uses of FSMs Synchronous Seq. Circuis safe composiion Timing FSMs in verilog

More information

Network management and QoS provisioning - QoS in Frame Relay. . packet switching with virtual circuit service (virtual circuits are bidirectional);

Network management and QoS provisioning - QoS in Frame Relay. . packet switching with virtual circuit service (virtual circuits are bidirectional); QoS in Frame Relay Frame relay characerisics are:. packe swiching wih virual circui service (virual circuis are bidirecional);. labels are called DLCI (Daa Link Connecion Idenifier);. for connecion is

More information

Connections, displays and operating elements. Status LEDs (next to the keys)

Connections, displays and operating elements. Status LEDs (next to the keys) GB Connecions, displays and operaing elemens A Push-buon plus Sysem M Operaing insrucions 1 2 1 2 3 4 5 6 7 8 C B A 4 Inser he bus erminal ino he connecion of pushbuon A. 5 Inser he push-buon ino he frame.

More information

Data Structures and Algorithms. The material for this lecture is drawn, in part, from The Practice of Programming (Kernighan & Pike) Chapter 2

Data Structures and Algorithms. The material for this lecture is drawn, in part, from The Practice of Programming (Kernighan & Pike) Chapter 2 Daa Srucures and Algorihms The maerial for his lecure is drawn, in par, from The Pracice of Programming (Kernighan & Pike) Chaper 2 1 Moivaing Quoaion Every program depends on algorihms and daa srucures,

More information

Visual Indoor Localization with a Floor-Plan Map

Visual Indoor Localization with a Floor-Plan Map Visual Indoor Localizaion wih a Floor-Plan Map Hang Chu Dep. of ECE Cornell Universiy Ihaca, NY 14850 hc772@cornell.edu Absrac In his repor, a indoor localizaion mehod is presened. The mehod akes firsperson

More information

An HTTP Web Traffic Model Based on the Top One Million Visited Web Pages

An HTTP Web Traffic Model Based on the Top One Million Visited Web Pages An HTTP Web Traffic Model Based on he Top One Million Visied Web Pages Rasin Pries, Zsol Magyari, Phuoc Tran-Gia Universiy of Würzburg, Insiue of Compuer Science, Germany Email: {pries,rangia}@informaik.uni-wuerzburg.de

More information

Dimmer time switch AlphaLux³ D / 27

Dimmer time switch AlphaLux³ D / 27 Dimmer ime swich AlphaLux³ D2 426 26 / 27! Safey noes This produc should be insalled in line wih insallaion rules, preferably by a qualified elecrician. Incorrec insallaion and use can lead o risk of elecric

More information

Software Architecture of the Light Weight Kernel, Catamount

Software Architecture of the Light Weight Kernel, Catamount Sofware Archiecure of he Ligh Weigh Kernel Caamoun Suzanne M. Kelly Sandia Naional Laboraories* Scalable Sysems Inegraion Deparmen PO BOX 5800 Albuquerque NM 87185-0817 smkelly@sandia.gov Ron Brighwell

More information

Handling uncertainty in semantic information retrieval process

Handling uncertainty in semantic information retrieval process Handling uncerainy in semanic informaion rerieval process Chkiwa Mounira 1, Jedidi Anis 1 and Faiez Gargouri 1 1 Mulimedia, InfoRmaion sysems and Advanced Compuing Laboraory Sfax Universiy, Tunisia m.chkiwa@gmail.com,

More information

Chapter 8 LOCATION SERVICES

Chapter 8 LOCATION SERVICES Disribued Compuing Group Chaper 8 LOCATION SERVICES Mobile Compuing Winer 2005 / 2006 Overview Mobile IP Moivaion Daa ransfer Encapsulaion Locaion Services & Rouing Classificaion of locaion services Home

More information

Low-Cost WLAN based. Dr. Christian Hoene. Computer Science Department, University of Tübingen, Germany

Low-Cost WLAN based. Dr. Christian Hoene. Computer Science Department, University of Tübingen, Germany Low-Cos WLAN based Time-of-fligh fligh Trilaeraion Precision Indoor Personnel Locaion and Tracking for Emergency Responders Third Annual Technology Workshop, Augus 5, 2008 Worceser Polyechnic Insiue, Worceser,

More information

Automatic Calculation of Coverage Profiles for Coverage-based Testing

Automatic Calculation of Coverage Profiles for Coverage-based Testing Auomaic Calculaion of Coverage Profiles for Coverage-based Tesing Raimund Kirner 1 and Waler Haas 1 Vienna Universiy of Technology, Insiue of Compuer Engineering, Vienna, Ausria, raimund@vmars.uwien.ac.a

More information

4 Error Control. 4.1 Issues with Reliable Protocols

4 Error Control. 4.1 Issues with Reliable Protocols 4 Error Conrol Jus abou all communicaion sysems aemp o ensure ha he daa ges o he oher end of he link wihou errors. Since i s impossible o build an error-free physical layer (alhough some shor links can

More information

Video Content Description Using Fuzzy Spatio-Temporal Relations

Video Content Description Using Fuzzy Spatio-Temporal Relations Proceedings of he 4s Hawaii Inernaional Conference on Sysem Sciences - 008 Video Conen Descripion Using Fuzzy Spaio-Temporal Relaions rchana M. Rajurkar *, R.C. Joshi and Sananu Chaudhary 3 Dep of Compuer

More information

1. Function 1. Push-button interface 4g.plus. Push-button interface 4-gang plus. 2. Installation. Table of Contents

1. Function 1. Push-button interface 4g.plus. Push-button interface 4-gang plus. 2. Installation. Table of Contents Chaper 4: Binary inpus 4.6 Push-buon inerfaces Push-buon inerface Ar. no. 6708xx Push-buon inerface 2-gang plus Push-buon inerfacechaper 4:Binary inpusar. no.6708xxversion 08/054.6Push-buon inerfaces.

More information

Midterm Exam Announcements

Midterm Exam Announcements Miderm Exam Noe: This was a challenging exam. CSCI 4: Principles o Programming Languages Lecure 1: Excepions Insrucor: Dan Barowy Miderm Exam Scores 18 16 14 12 10 needs improvemen 8 6 4 2 0 0-49 50-59

More information

A Tool for Multi-Hour ATM Network Design considering Mixed Peer-to-Peer and Client-Server based Services

A Tool for Multi-Hour ATM Network Design considering Mixed Peer-to-Peer and Client-Server based Services A Tool for Muli-Hour ATM Nework Design considering Mied Peer-o-Peer and Clien-Server based Services Conac Auhor Name: Luis Cardoso Company / Organizaion: Porugal Telecom Inovação Complee Mailing Address:

More information

Optimal Crane Scheduling

Optimal Crane Scheduling Opimal Crane Scheduling Samid Hoda, John Hooker Laife Genc Kaya, Ben Peerson Carnegie Mellon Universiy Iiro Harjunkoski ABB Corporae Research EWO - 13 November 2007 1/16 Problem Track-mouned cranes move

More information

Chapter 4 Sequential Instructions

Chapter 4 Sequential Instructions Chaper 4 Sequenial Insrucions The sequenial insrucions of FBs-PLC shown in his chaper are also lised in secion 3.. Please refer o Chaper, "PLC Ladder diagram and he Coding rules of Mnemonic insrucion",

More information

MIC2569. Features. General Description. Applications. Typical Application. CableCARD Power Switch

MIC2569. Features. General Description. Applications. Typical Application. CableCARD Power Switch CableCARD Power Swich General Descripion is designed o supply power o OpenCable sysems and CableCARD hoss. These CableCARDs are also known as Poin of Disribuion (POD) cards. suppors boh Single and Muliple

More information

CAMERA CALIBRATION BY REGISTRATION STEREO RECONSTRUCTION TO 3D MODEL

CAMERA CALIBRATION BY REGISTRATION STEREO RECONSTRUCTION TO 3D MODEL CAMERA CALIBRATION BY REGISTRATION STEREO RECONSTRUCTION TO 3D MODEL Klečka Jan Docoral Degree Programme (1), FEEC BUT E-mail: xkleck01@sud.feec.vubr.cz Supervised by: Horák Karel E-mail: horak@feec.vubr.cz

More information

CS 152 Computer Architecture and Engineering. Lecture 6 - Memory

CS 152 Computer Architecture and Engineering. Lecture 6 - Memory CS 152 Compuer Archiecure and Engineering Lecure 6 - Memory Krse Asanovic Elecrical Engineering and Compuer Sciences Universiy of California a Berkeley hp://www.eecs.berkeley.edu/~krse hp://ins.eecs.berkeley.edu/~cs152

More information

Less Pessimistic Worst-Case Delay Analysis for Packet-Switched Networks

Less Pessimistic Worst-Case Delay Analysis for Packet-Switched Networks Less Pessimisic Wors-Case Delay Analysis for Packe-Swiched Neworks Maias Wecksén Cenre for Research on Embedded Sysems P O Box 823 SE-31 18 Halmsad maias.wecksen@hh.se Magnus Jonsson Cenre for Research

More information

NRMI: Natural and Efficient Middleware

NRMI: Natural and Efficient Middleware NRMI: Naural and Efficien Middleware Eli Tilevich and Yannis Smaragdakis Cener for Experimenal Research in Compuer Sysems (CERCS), College of Compuing, Georgia Tech {ilevich, yannis}@cc.gaech.edu Absrac

More information

Quick Verification of Concurrent Programs by Iteratively Relaxed Scheduling

Quick Verification of Concurrent Programs by Iteratively Relaxed Scheduling Quick Verificaion of Concurren Programs by Ieraively Relaxed Scheduling Parick Mezler, Habib Saissi, Péer Bokor, Neeraj Suri Technische Univerisä Darmsad, Germany {mezler, saissi, pbokor, suri}@deeds.informaik.u-darmsad.de

More information

Quantitative macro models feature an infinite number of periods A more realistic (?) view of time

Quantitative macro models feature an infinite number of periods A more realistic (?) view of time INFINIE-HORIZON CONSUMPION-SAVINGS MODEL SEPEMBER, Inroducion BASICS Quaniaive macro models feaure an infinie number of periods A more realisic (?) view of ime Infinie number of periods A meaphor for many

More information

Announcements For The Logic of Boolean Connectives Truth Tables, Tautologies & Logical Truths. Outline. Introduction Truth Functions

Announcements For The Logic of Boolean Connectives Truth Tables, Tautologies & Logical Truths. Outline. Introduction Truth Functions Announcemens For 02.05.09 The Logic o Boolean Connecives Truh Tables, Tauologies & Logical Truhs 1 HW3 is due nex Tuesday William Sarr 02.05.09 William Sarr The Logic o Boolean Connecives (Phil 201.02)

More information

Combinatorial Optimization for Embedded System Design. Luca Benini

Combinatorial Optimization for Embedded System Design. Luca Benini Combinaorial Opimizaion for Embedded Sysem Design Luca Benini Work in cooperaion wih Michela Milano s group Embedded Sysems A rough definiion Any compuing sysem which is no a compuer Large variey of devices

More information

Reinforcement Learning by Policy Improvement. Making Use of Experiences of The Other Tasks. Hajime Kimura and Shigenobu Kobayashi

Reinforcement Learning by Policy Improvement. Making Use of Experiences of The Other Tasks. Hajime Kimura and Shigenobu Kobayashi Reinforcemen Learning by Policy Improvemen Making Use of Experiences of The Oher Tasks Hajime Kimura and Shigenobu Kobayashi Tokyo Insiue of Technology, JAPAN genfe.dis.iech.ac.jp, kobayasidis.iech.ac.jp

More information

Improving Explicit Congestion Notification with the Mark-Front Strategy

Improving Explicit Congestion Notification with the Mark-Front Strategy Improving Explici Congesion Noificaion wih he Mark-Fron Sraegy Chunlei Liu Raj Jain Deparmen of Compuer and Informaion Science Chief Technology Officer, Nayna Neworks, Inc. The Ohio Sae Universiy, Columbus,

More information

Learning in Games via Opponent Strategy Estimation and Policy Search

Learning in Games via Opponent Strategy Estimation and Policy Search Learning in Games via Opponen Sraegy Esimaion and Policy Search Yavar Naddaf Deparmen of Compuer Science Universiy of Briish Columbia Vancouver, BC yavar@naddaf.name Nando de Freias (Supervisor) Deparmen

More information

LOW-VELOCITY IMPACT LOCALIZATION OF THE COMPOSITE TUBE USING A NORMALIZED CROSS-CORRELATION METHOD

LOW-VELOCITY IMPACT LOCALIZATION OF THE COMPOSITE TUBE USING A NORMALIZED CROSS-CORRELATION METHOD 21 s Inernaional Conference on Composie Maerials Xi an, 20-25 h Augus 2017 LOW-VELOCITY IMPACT LOCALIZATION OF THE COMPOSITE TUBE USING A NORMALIZED CROSS-CORRELATION METHOD Hyunseok Kwon 1, Yurim Park

More information

A Face Detection Method Based on Skin Color Model

A Face Detection Method Based on Skin Color Model A Face Deecion Mehod Based on Skin Color Model Dazhi Zhang Boying Wu Jiebao Sun Qinglei Liao Deparmen of Mahemaics Harbin Insiue of Technology Harbin China 150000 Zhang_dz@163.com mahwby@hi.edu.cn sunjiebao@om.com

More information

Delayed reservation decision in optical burst switching networks with optical buffers. Title. Li, GM; Li, VOK; Li, CY; Wai, PKA

Delayed reservation decision in optical burst switching networks with optical buffers. Title. Li, GM; Li, VOK; Li, CY; Wai, PKA Tile Delayed reservaion decision in opical burs swiching neworks wih opical buffers Auhor(s) Li, GM; Li, VOK; Li, CY; Wai, PKA Ciaion The 3rd nernaional Conference on Communicaions and Neworking in China

More information

Video streaming over Vajda Tamás

Video streaming over Vajda Tamás Video sreaming over 802.11 Vajda Tamás Video No all bis are creaed equal Group of Picures (GoP) Video Sequence Slice Macroblock Picure (Frame) Inra (I) frames, Prediced (P) Frames or Bidirecional (B) Frames.

More information

Network Slicing for Ultra-Reliable Low Latency Communication in Industry 4.0 Scenarios

Network Slicing for Ultra-Reliable Low Latency Communication in Industry 4.0 Scenarios 1 Nework Slicing for Ulra-Reliable Low Laency Communicaion in Indusry 4.0 Scenarios Anders Ellersgaard Kalør, René Guillaume, Jimmy Jessen Nielsen, Andreas Mueller, and Pear Popovski arxiv:1708.09132v1

More information

Mobile Computing IEEE Standard 9/10/14. CSE 40814/60814 Fall 2014

Mobile Computing IEEE Standard 9/10/14. CSE 40814/60814 Fall 2014 Mobile Compuing CSE 40814/60814 Fall 2014 IEEE IEEE (Ins4ue of Elecrical and Elecronics Engineers) esablished he 802.11 Group in 1990. Specifica4ons for sandard ra4fied in 1997. Ini4al speeds were 1 and

More information

Algorithm for image reconstruction in multi-slice helical CT

Algorithm for image reconstruction in multi-slice helical CT Algorihm for image reconsrucion in muli-slice helical CT Kasuyuki Taguchi a) and Hiroshi Aradae Medical Engineering Laboraory, Toshiba Corporaion, 1385 Shimoishigami, Oawara, Tochigi 324-855, Japan Received

More information

M(t)/M/1 Queueing System with Sinusoidal Arrival Rate

M(t)/M/1 Queueing System with Sinusoidal Arrival Rate 20 TUTA/IOE/PCU Journal of he Insiue of Engineering, 205, (): 20-27 TUTA/IOE/PCU Prined in Nepal M()/M/ Queueing Sysem wih Sinusoidal Arrival Rae A.P. Pan, R.P. Ghimire 2 Deparmen of Mahemaics, Tri-Chandra

More information

Michiel Helder and Marielle C.T.A Geurts. Hoofdkantoor PTT Post / Dutch Postal Services Headquarters

Michiel Helder and Marielle C.T.A Geurts. Hoofdkantoor PTT Post / Dutch Postal Services Headquarters SHORT TERM PREDICTIONS A MONITORING SYSTEM by Michiel Helder and Marielle C.T.A Geurs Hoofdkanoor PTT Pos / Duch Posal Services Headquarers Keywords macro ime series shor erm predicions ARIMA-models faciliy

More information

Hybrid Artificial Bee Colony and Tabu Search Based Power Aware Scheduling for Cloud Computing

Hybrid Artificial Bee Colony and Tabu Search Based Power Aware Scheduling for Cloud Computing IJ Inelligen Sysems and Applicaions, 2018, 7, 39-47 Published Online July 2018 in MECS (hp://wwwmecs-pressorg/) DOI: 105815/ijisa20180704 Hybrid Arificial Bee Colony and Tabu Search Based Power Aware Scheduling

More information

Hard Constant Bandwidth Server: Comprehensive Formulation and Critical Scenarios

Hard Constant Bandwidth Server: Comprehensive Formulation and Critical Scenarios Hard Consan Bandwidh Server: Comprehensive Formulaion and Criical Scenarios Alessandro Biondi, Alessandra Melani, Marko Berogna Scuola Superiore San Anna, Pisa, Ialy Universiy of Modena and Reggio Emilia,

More information

Timers CT Range. CT-D Range. Electronic timers. CT-D Range. Phone: Fax: Web: -

Timers CT Range. CT-D Range. Electronic timers. CT-D Range. Phone: Fax: Web:  - CT-D Range Timers CT-D Range Elecronic imers Characerisics Diversiy: mulifuncion imers 0 single-funcion imers Conrol supply volages: Wide range: -0 V AC/DC Muli range: -8 V DC, 7 ime ranges from 0.0s o

More information

Future Generation Computer Systems. Self-healing network for scalable fault-tolerant runtime environments

Future Generation Computer Systems. Self-healing network for scalable fault-tolerant runtime environments Fuure Generaion Compuer Sysems 26 (2010) 479 485 Conens liss available a ScienceDirec Fuure Generaion Compuer Sysems journal homepage: www.elsevier.com/locae/fgcs Self-healing nework for scalable faul-oleran

More information

Upper Body Tracking for Human-Machine Interaction with a Moving Camera

Upper Body Tracking for Human-Machine Interaction with a Moving Camera The 2009 IEEE/RSJ Inernaional Conference on Inelligen Robos and Sysems Ocober -5, 2009 S. Louis, USA Upper Body Tracking for Human-Machine Ineracion wih a Moving Camera Yi-Ru Chen, Cheng-Ming Huang, and

More information

Spline Curves. Color Interpolation. Normal Interpolation. Last Time? Today. glshademodel (GL_SMOOTH); Adjacency Data Structures. Mesh Simplification

Spline Curves. Color Interpolation. Normal Interpolation. Last Time? Today. glshademodel (GL_SMOOTH); Adjacency Data Structures. Mesh Simplification Las Time? Adjacency Daa Srucures Spline Curves Geomeric & opologic informaion Dynamic allocaion Efficiency of access Mesh Simplificaion edge collapse/verex spli geomorphs progressive ransmission view-dependen

More information

The Beer Dock: Three and a Half Implementations of the Beer Distribution Game

The Beer Dock: Three and a Half Implementations of the Beer Distribution Game The Beer Dock 2002-08-13 17:55:44-0700 The Beer Dock: Three and a Half Implemenaions of he Beer Disribuion Game Michael J. Norh[1] and Charles M. Macal Argonne Naional Laboraory, Argonne, Illinois Absrac

More information

Research Article A Priority-Based CSMA/CA Mechanism to Support Deadline-Aware Scheduling in Home Automation Applications Using IEEE

Research Article A Priority-Based CSMA/CA Mechanism to Support Deadline-Aware Scheduling in Home Automation Applications Using IEEE Hindawi Publishing Corporaion Inernaional Journal of Disribued Sensor Neworks Volume 213, Aricle ID 13984, 12 pages hp://dx.doi.org/1.1155/213/13984 Research Aricle A Prioriy-Based CSMA/CA Mechanism o

More information

A High-Speed Adaptive Multi-Module Structured Light Scanner

A High-Speed Adaptive Multi-Module Structured Light Scanner A High-Speed Adapive Muli-Module Srucured Ligh Scanner Andreas Griesser 1 Luc Van Gool 1,2 1 Swiss Fed.Ins.of Techn.(ETH) 2 Kaholieke Univ. Leuven D-ITET/Compuer Vision Lab ESAT/VISICS Zürich, Swizerland

More information

Design Alternatives for a Thin Lens Spatial Integrator Array

Design Alternatives for a Thin Lens Spatial Integrator Array Egyp. J. Solids, Vol. (7), No. (), (004) 75 Design Alernaives for a Thin Lens Spaial Inegraor Array Hala Kamal *, Daniel V azquez and Javier Alda and E. Bernabeu Opics Deparmen. Universiy Compluense of

More information

Motion Level-of-Detail: A Simplification Method on Crowd Scene

Motion Level-of-Detail: A Simplification Method on Crowd Scene Moion Level-of-Deail: A Simplificaion Mehod on Crowd Scene Absrac Junghyun Ahn VR lab, EECS, KAIST ChocChoggi@vr.kais.ac.kr hp://vr.kais.ac.kr/~zhaoyue Recen echnological improvemen in characer animaion

More information

Detection Tracking and Recognition of Human Poses for a Real Time Spatial Game

Detection Tracking and Recognition of Human Poses for a Real Time Spatial Game Deecion Tracking and Recogniion of Human Poses for a Real Time Spaial Game Feifei Huo, Emile A. Hendriks, A.H.J. Oomes Delf Universiy of Technology The Neherlands f.huo@udelf.nl Pascal van Beek, Remco

More information

Web System for the Remote Control and Execution of an IEC Application

Web System for the Remote Control and Execution of an IEC Application Web Sysem for he Remoe Conrol and Execuion of an IEC 61499 Applicaion Oana ROHAT, Dan POPESCU Faculy of Auomaion and Compuer Science, Poliehnica Universiy, Splaiul Independenței 313, Bucureși, 060042,

More information

/85/ $ IEEE

/85/ $ IEEE 174 Saged Circui Swiching MAURICIO ARANGO, HUSSEIN BADR, AND DAVID GELERNTER Absrac -Saged circui swiching (S) is a message-swiching echnique ha combines a new proocol wih new communicaion hardware. Proocol

More information

Safety Integrated for drive technology and motion control siemens.com/safety-drives

Safety Integrated for drive technology and motion control siemens.com/safety-drives Simply safe wice he efficiency! Safey Inegraed for drive echnology and moion conrol siemens.com/safey-drives Focused approach for more safey As machine builder and company operaing machines, your opmos

More information

Real Time Integral-Based Structural Health Monitoring

Real Time Integral-Based Structural Health Monitoring Real Time Inegral-Based Srucural Healh Monioring The nd Inernaional Conference on Sensing Technology ICST 7 J. G. Chase, I. Singh-Leve, C. E. Hann, X. Chen Deparmen of Mechanical Engineering, Universiy

More information

Window Query and Analysis on Massive Spatio-Temporal Data

Window Query and Analysis on Massive Spatio-Temporal Data Available online a www.sciencedirec.com ScienceDirec IERI Procedia 10 (2014 ) 138 143 2014 Inernaional Conference on Fuure Informaion Engineering Window Query and Analysis on Massive Spaio-Temporal Daa

More information

PERFORMANCE OF TCP CONGESTION CONTROL IN UAV NETWORKS OF VARIOUS RADIO PROPAGATION MODELS

PERFORMANCE OF TCP CONGESTION CONTROL IN UAV NETWORKS OF VARIOUS RADIO PROPAGATION MODELS PERFORMANCE OF TCP CONGESTION CONTROL IN UAV NETWORKS OF VARIOUS RADIO PROPAGATION MODELS Jun Peng Elecrical Engineering Deparmen, Universiy of Texas Rio Grande Valley, Edinburg, Texas, USA ABSTRACT Unmanned

More information

CS 152 Computer Architecture and Engineering. Lecture 7 - Memory Hierarchy-II

CS 152 Computer Architecture and Engineering. Lecture 7 - Memory Hierarchy-II CS 152 Compuer Archiecure and Engineering Lecure 7 - Memory Hierarchy-II Krse Asanovic Elecrical Engineering and Compuer Sciences Universiy of California a Berkeley hp://www.eecs.berkeley.edu/~krse hp://ins.eecs.berkeley.edu/~cs152

More information

! errors caused by signal attenuation, noise.!! receiver detects presence of errors:!

! errors caused by signal attenuation, noise.!! receiver detects presence of errors:! Daa Link Layer! The Daa Link layer can be furher subdivided ino:!.! Logical Link Conrol (LLC): error and flow conrol!.! Media Access Conrol (MAC): framing and media access! differen link proocols may provide

More information

Evaluation and Improvement of Multicast Service in b

Evaluation and Improvement of Multicast Service in b Evaluaion and Improvemen of Mulicas Service in 802.11b Chrisian Bravo 1 and Agusín González 2 1 Universidad Federico Sana María, Deparmen of Elecronics. Valparaíso, Chile chbravo@elo.ufsm.cl 2 Universidad

More information