SCHED_DEADLINE How to use it
|
|
- Ross Conley
- 5 years ago
- Views:
Transcription
1 TeCIP Insiue, Scuola Superiore San'Anna Area della Ricerca CNR, Via G. Moruzzi Pisa, Ialy SCHED_DEADLINE How o use i Juri Lelli Reis Lab SSSUP Pisa (Ialy), June 26h 2014
2 Basics and saus Ouline Wha SCHED_DEADLINE is implemening API and usage Demos Jun 26, 2014 Juri Lelli - Reis Lab 2/39
3 Basics and saus Ouline Wha SCHED_DEADLINE is implemening API and usage Demos Jun 26, 2014 Juri Lelli - Reis Lab 3/39
4 OS kernels and schedulers Linux is an OS kernel (no a full OS as i doesn' include FS uiliies, WM, GUIs, compilers, ec.) Composed by several sub-sysems One of which is he Scheduler Decides which process o run where and when, achieving an apparen simulaneous execuion of muliple processes on he same shared HW Tradiionally General Purpose: didn' include proper Real-Time scheduling feaures Jun 26, 2014 Juri Lelli - Reis Lab 4/39
5 A new scheduling policy/class SCHED_DEADLINE SCHED_RR SCHED_FIFO SCHED_BATCH SCHED_NORMAL SCHED_IDLE deadline.c r.c fair.c Linux scheduler Jun 26, 2014 Juri Lelli - Reis Lab 5/39
6 An hisory of LKML poss sared wihin he ACTORS EU projec (2008) originally developed and mainained by Dario Faggioli e al. hen I swiched in (v4 April 6h, 2012) 9 versions posed Merged by Linus on Sun, 2 Feb :12:22 WE ARE IN MAINLINE!!! YAY!!! Curren sable is Linux Jun 26, 2014 Juri Lelli - Reis Lab 6/39
7 Basics and saus Ouline Wha SCHED_DEADLINE is implemening API and usage Demos Jun 26, 2014 Juri Lelli - Reis Lab 7/39
8 Predicabiliy and Isolaion 4 CPU-hog processes (i.e. while(1)) on 4 CPUs SCHED_NORMAL (defaul Linux scheduling policy) SCHED_DEADLINE finer-grained conrol over asks scheduling asks don' inerfere wih each oher Jun 26, 2014 Juri Lelli - Reis Lab 8/39
9 Sporadic ask model acivaion/wakeup absolue deadline sar ime compuaion ime relaive deadline period Jun 26, 2014 Juri Lelli - Reis Lab 9/39
10 Real-ime scheduling algorihms asks are execued in prioriy order Rae Monoonic (RM) asks wih shorer periods have higher prioriies Earlies Deadline Firs (EDF) asks wih earlier deadlines have higher prioriies Jun 26, 2014 Juri Lelli - Reis Lab 10/39
11 Saic vs. Dynamic (UP) τ 1 2 every 5 τ 2 4 every % overall load τ 1 τ RM no more han 69% overall load (when n is big) τ EDF can achieve 100% τ Jun 26, 2014 Juri Lelli - Reis Lab 11/39
12 Deadline scheduling (EDF) τ 1 5 every 9 τ 2 2 every 6 ~88.9% overall load τ 1 τ 2 Jun 26, 2014 Juri Lelli - Reis Lab 12/39
13 Deadline scheduling (EDF) τ 1 blocks jus afer he second acivaion τ 1 resumes wih he hird insance of τ 2 τ 1 τ 2 Jun 26, 2014 Juri Lelli - Reis Lab 13/39
14 Deadline scheduling (EDF) τ 1 second job behaves bad τ 1 τ 2 Jun 26, 2014 Juri Lelli - Reis Lab 14/39
15 Reservaion Based scheduling Concurren real-ime asks compee for resources (CPU ime) Resource Reservaion mechanism A ask is allowed o execue for: Q ime unis (runime) in every inerval of lengh P (period) Task uilizaion is U=Q/P Jun 26, 2014 Juri Lelli - Reis Lab 15/39
16 Reservaion Based scheduling Each reservaion has is own dynamic deadline (Consan Bandwidh Server) Reservaions are scheduled by EDF EDF gives higher prioriy o more urgen asks CBS slows down (or hroles) misbehaving asks EDF + CBS ensures emporal isolaion Jun 26, 2014 Juri Lelli - Reis Lab 16/39
17 EDF + CBS plain EDF (block/unblock) τ 1 τ 2 τ 1 τ 1 blocks jus afer he second acivaion resumes wih he hird insance of (CBS unblock rule applied) τ 2 τ 1 τ 2 Jun 26, 2014 Juri Lelli - Reis Lab 17/39
18 EDF + CBS plain EDF (bad ask) τ 1 τ 2 τ 1 second job behaves bad once budge exaused, delay unil nex acivaion period τ 1 τ 2 Jun 26, 2014 Juri Lelli - Reis Lab 18/39
19 Basics and saus Ouline Wha SCHED_DEADLINE is implemening API and usage Demos Jun 26, 2014 Juri Lelli - Reis Lab 19/39
20 Adds new syscalls: sched_sear(), sched_gear() sysem wide deadline bandwidh managemen coupled wih RT /proc/sys/kernel/sched_r_runime_us /proc/sys/kernel/sched_r_period_us r_bw is enforced a runime (r hroling) dl_bw is reserved wih AC, and enforced a runime Jun 26, 2014 Juri Lelli - Reis Lab 20/39
21 Symmeric Muli-Processors DL asks are kep ino CPU-specific runqueues implemens Global EDF (DL asks are migraed among runqueues o achieve): on an M-CPU sysem he M earlies DL ready asks are always running; affiniy/cpuses seings of all he DL asks is always respeced Jun 26, 2014 Juri Lelli - Reis Lab 21/39
22 SMP ready! 4 CPU-hog processes (i.e. while(1)) on 4 CPUs + 1 more afer a while... new cpuhog5 arrival causes a migraion for cpuhog2 sysem sabilizes ino a new condiion, similar o pariioned scheduling Jun 26, 2014 Juri Lelli - Reis Lab 22/39
23 Inerface sruc sched_ar { u32 size; u32 sched_policy; u64 sched_flags; /* SCHED_NORMAL, SCHED_BATCH */ s32 sched_nice; /* SCHED_FIFO, SCHED_RR */ u32 sched_prioriy; }; /* SCHED_DEADLINE */ u64 sched_runime; u64 sched_deadline; u64 sched_period; in sched_sear(pid_ pid, cons sruc sched_ar *ar, unsigned in flags); in sched_gear(pid_ pid, cons sruc sched_ar *ar, unsigned in size, unsigned in flags); Jun 26, 2014 Juri Lelli - Reis Lab 23/39
24 Example #include <sched.h>... sruc sched_ar ar; ar.size = sizeof(sruc ar); ar.sched_policy = SCHED_DEADLINE; ar.sched_runime = ; ar.sched_period = ; ar.sched_deadline = ar.sched_period;... if (sched_sear(geid(), &ar, 0)) perror("sched_sear()");... Jun 26, 2014 Juri Lelli - Reis Lab 24/39
25 RR over sporadic ask model simple rule of humb, see lieraure for opimal seings... average runime [ns] deadline [ns] period [ns] Jun 26, 2014 Juri Lelli - Reis Lab 25/39
26 Basics and saus Ouline Wha SCHED_DEADLINE is implemening API and usage Demos Jun 26, 2014 Juri Lelli - Reis Lab 26/39
27 Clone and Compile Clone Linus' repo gi clone gi://gi.kernel.org/pub/scm/linux/kernel/gi/orvalds/linux.gi Configure, compile and insall cp /boo/config `uname r`.config yes "" make oldconfig make j `ca /proc/cpuinfo grep processor wc l awk '{prin $1 + 1}'` sudo make modules_insall insall updae iniramfs c k VERSION && updae grub or wai for nex Ubunu, Fedora, ec. release... Jun 26, 2014 Juri Lelli - Reis Lab 27/39
28 Tes r-app gi clone app.gi cd r app./auogen.sh (requires auoools)./configure wih deadline wih json make && make insall r app :10000:d D10 or r app askse.json schedool gi clone gi@gihub.com:jlelli/schedool dl.gi cd schedool dl make && make insall schedool E : e yes Jun 26, 2014 Juri Lelli - Reis Lab 28/39
29 encapsulae a yes process inside a 10 ms, 100ms reservaion schedool E : e yes see execuion race wih kernelshark Jun 26, 2014 Juri Lelli - Reis Lab 29/39
30 encapsulae a yes process inside a 10 ms, 100ms reservaion schedool E : e yes 10 ms 100 ms Jun 26, 2014 Juri Lelli - Reis Lab 30/39
31 Experimens wih random asks Jun 26, 2014 Juri Lelli - Reis Lab 31/39
32 Saic vs. Dynamic (UP) τ 1 2 every 5 τ 2 4 every % overall load τ 1 τ 2 RM no more han 69% WITH r-app! overall load (when n is big) τ 1 τ EDF can achieve 100% Jun 26, 2014 Juri Lelli - Reis Lab 32/39
33 Provide QoS o VMs KVM creaes one hread per VPCU and one hread per VM doing I/O encapsulae VPCU hreads inside reservaions o provide QoS guaranees Jun 26, 2014 Juri Lelli - Reis Lab 33/39
34 Provide QoS o VMs a single-core VM runs a CPU-bound aciviy: sysbench, calculaion of prime numbers up o a cerain value we vary he reservaion budge of is VCPU Jun 26, 2014 Juri Lelli - Reis Lab 34/39
35 Provide QoS o VMs a single-core VM runs a nework aciviy: iperf server wih exernal requess from a clien running on differen HW we vary he reservaion budge of is VCPU Jun 26, 2014 Juri Lelli - Reis Lab 35/39
36 Provide QoS o VMs vm1 (visualized) runs iperf server, vm2 sysbench load of vm2 doesn' affec vm1 performance vm2 reservaion vm1 reservaion Jun 26, 2014 Juri Lelli - Reis Lab 36/39
37 Provide QoS o VMs boh vm1 (visualized) and vm2 run iperf servers we sill have a cerain degree of isolaion (probably beer wih dedicaed HW or differen configuraions) vm2 reservaion vm1 reservaion Jun 26, 2014 Juri Lelli - Reis Lab 37/39
38 Basics and saus Ouline Wha SCHED_DEADLINE is implemening API and usage Demos Jun 26, 2014 Juri Lelli - Reis Lab 38/39
39 Thanks! Quesions? Jun 26, 2014 Juri Lelli - Reis Lab 39/39
SCHED_DEADLINE (what it does and doesn't do, yet).
SCHED_DEADLINE (wha i does and doesn' do, ye). Juri Lelli Deparmen of Auomaic Conrol Lund Universiy (Sweden), May 5h 2014 TeCIP Insiue, Scuola Superiore San'Anna Area della Ricerca CNR, Via G. Moruzzi
More informationUsing SCHED DEADLINE in Linux. Luca Abeni
in Linux Luca Abeni luca.abeni@unitn.it Using Fixed Priorities in Linux SCHED FIFO and SCHED RR use fixed priorities They can be used for real-time tasks, to implement RM and DM Real-time tasks have priority
More informationT. Cucinotta Real-Time Systems Lab (ReTiS) Scuola Superiore Sant'Anna Pisa Italy 1. Real-Time Scheduling on Linux and SCHED_DEADLINE
T. Cucinotta Real-Time Systems Lab (ReTiS) Scuola Superiore Sant'Anna Pisa Italy 1 Real-Time Scheduling on Linux and SCHED_DEADLINE Linux CPU Schedulers Scheduling classes and policies Classes listed in
More informationScheduling. Scheduling. EDA421/DIT171 - Parallel and Distributed Real-Time Systems, Chalmers/GU, 2011/2012 Lecture #4 Updated March 16, 2012
EDA421/DIT171 - Parallel and Disribued Real-Time Sysems, Chalmers/GU, 2011/2012 Lecure #4 Updaed March 16, 2012 Aemps o mee applicaion consrains should be done in a proacive way hrough scheduling. Schedule
More informationHard Constant Bandwidth Server: Comprehensive Formulation and Critical Scenarios
Hard Consan Bandwidh Server: Comprehensive Formulaion and Criical Scenarios Alessandro Biondi, Alessandra Melani, Marko Berogna Scuola Superiore San Anna, Pisa, Ialy Universiy of Modena and Reggio Emilia,
More informationPART 1 REFERENCE INFORMATION CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONITOR
. ~ PART 1 c 0 \,).,,.,, REFERENCE NFORMATON CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONTOR n CONTROL DATA 6400 Compuer Sysems, sysem funcions are normally handled by he Monior locaed in a Peripheral
More informationUser Adjustable Process Scheduling Mechanism for a Multiprocessor Embedded System
Proceedings of he 6h WSEAS Inernaional Conference on Applied Compuer Science, Tenerife, Canary Islands, Spain, December 16-18, 2006 346 User Adjusable Process Scheduling Mechanism for a Muliprocessor Embedded
More informationSimple Network Management Based on PHP and SNMP
Simple Nework Managemen Based on PHP and SNMP Krasimir Trichkov, Elisavea Trichkova bsrac: This paper aims o presen simple mehod for nework managemen based on SNMP - managemen of Cisco rouer. The paper
More informationImproving the Efficiency of Dynamic Service Provisioning in Transport Networks with Scheduled Services
Improving he Efficiency of Dynamic Service Provisioning in Transpor Neworks wih Scheduled Services Ralf Hülsermann, Monika Jäger and Andreas Gladisch Technologiezenrum, T-Sysems, Goslarer Ufer 35, D-1585
More informationSFO The Linux Kernel Scheduler. Viresh Kumar (PMWG)
SFO17-421 The Linux Kernel Scheduler Viresh Kumar (PMWG) Topics CPU Scheduler The O(1) scheduler Current scheduler design Scheduling classes schedule() Scheduling classes and policies Sched class: STOP
More informationCOSC 3213: Computer Networks I Chapter 6 Handout # 7
COSC 3213: Compuer Neworks I Chaper 6 Handou # 7 Insrucor: Dr. Marvin Mandelbaum Deparmen of Compuer Science York Universiy F05 Secion A Medium Access Conrol (MAC) Topics: 1. Muliple Access Communicaions:
More informationRecap. Run to completion in order of arrival Pros: simple, low overhead, good for batch jobs Cons: short jobs can stuck behind the long ones
Recap First-Come, First-Served (FCFS) Run to completion in order of arrival Pros: simple, low overhead, good for batch jobs Cons: short jobs can stuck behind the long ones Round-Robin (RR) FCFS with preemption.
More informationCOMP26120: Algorithms and Imperative Programming
COMP26120 ecure C3 1/48 COMP26120: Algorihms and Imperaive Programming ecure C3: C - Recursive Daa Srucures Pee Jinks School of Compuer Science, Universiy of Mancheser Auumn 2011 COMP26120 ecure C3 2/48
More informationNetwork management and QoS provisioning - QoS in Frame Relay. . packet switching with virtual circuit service (virtual circuits are bidirectional);
QoS in Frame Relay Frame relay characerisics are:. packe swiching wih virual circui service (virual circuis are bidirecional);. labels are called DLCI (Daa Link Connecion Idenifier);. for connecion is
More informationLet s get physical - EDA Tools for Mobility
Le s ge physical - EDA Tools for Mobiliy Aging and Reliabiliy Communicaion Mobile and Green Mobiliy - Smar and Safe Frank Oppenheimer OFFIS Insiue for Informaion Technology OFFIS a a glance Applicaion-oriened
More informationLess Pessimistic Worst-Case Delay Analysis for Packet-Switched Networks
Less Pessimisic Wors-Case Delay Analysis for Packe-Swiched Neworks Maias Wecksén Cenre for Research on Embedded Sysems P O Box 823 SE-31 18 Halmsad maias.wecksen@hh.se Magnus Jonsson Cenre for Research
More informationTest - Accredited Configuration Engineer (ACE) Exam - PAN-OS 6.0 Version
Tes - Accredied Configuraion Engineer (ACE) Exam - PAN-OS 6.0 Version ACE Exam Quesion 1 of 50. Which of he following saemens is NOT abou Palo Alo Neworks firewalls? Sysem defauls may be resored by performing
More informationOptimal Crane Scheduling
Opimal Crane Scheduling Samid Hoda, John Hooker Laife Genc Kaya, Ben Peerson Carnegie Mellon Universiy Iiro Harjunkoski ABB Corporae Research EWO - 13 November 2007 1/16 Problem Track-mouned cranes move
More informationsource managemen, naming, proecion, and service provisions. This paper concenraes on he basic processor scheduling aspecs of resource managemen. 2 The
Virual Compuers A New Paradigm for Disribued Operaing Sysems Banu Ozden y Aaron J. Goldberg Avi Silberschaz z 600 Mounain Ave. AT&T Bell Laboraories Murray Hill, NJ 07974 Absrac The virual compuers (VC)
More information! errors caused by signal attenuation, noise.!! receiver detects presence of errors:!
Daa Link Layer! The Daa Link layer can be furher subdivided ino:!.! Logical Link Conrol (LLC): error and flow conrol!.! Media Access Conrol (MAC): framing and media access! differen link proocols may provide
More informationLocation. Electrical. Loads. 2-wire mains-rated. 0.5 mm² to 1.5 mm² Max. length 300 m (with 1.5 mm² cable). Example: Belden 8471
Produc Descripion Insallaion and User Guide Transiser Dimmer (454) The DIN rail mouned 454 is a 4channel ransisor dimmer. I can operae in one of wo modes; leading edge or railing edge. All 4 channels operae
More informationData Structures and Algorithms. The material for this lecture is drawn, in part, from The Practice of Programming (Kernighan & Pike) Chapter 2
Daa Srucures and Algorihms The maerial for his lecure is drawn, in par, from The Pracice of Programming (Kernighan & Pike) Chaper 2 1 Moivaing Quoaion Every program depends on algorihms and daa srucures,
More informationMotor Control. 5. Control. Motor Control. Motor Control
5. Conrol In his chaper we will do: Feedback Conrol On/Off Conroller PID Conroller Moor Conrol Why use conrol a all? Correc or wrong? Supplying a cerain volage / pulsewidh will make he moor spin a a cerain
More informationSCHED DEADLINE: a real-time CPU scheduler for Linux
: a real-time CPU scheduler for Luca Abeni luca.abeni@santannapisa.it TuToR 2017 Luca Abeni 1 / 33 Scheduling Real-Time Tasks c j f j c j+1 r d j j r f j+1 d j+1 j+1 Consider a set ofn real-time tasks
More informationTimers CT Range. CT-D Range. Electronic timers. CT-D Range. Phone: Fax: Web: -
CT-D Range Timers CT-D Range Elecronic imers Characerisics Diversiy: mulifuncion imers 0 single-funcion imers Conrol supply volages: Wide range: -0 V AC/DC Muli range: -8 V DC, 7 ime ranges from 0.0s o
More informationAdding Time to an Object-Oriented Versions Model
Insiuo de Informáica Universidade Federal do Rio Grande do Sul Poro Alegre - RS - BRAZIL Adding Time o an Objec-Oriened Versions Model Mirella Moura Moro Nina Edelweiss Silvia Maria Saggiorao Clesio Saraiva
More informationIns Net2 plus control unit
S ns 0 Server Link 00 0/00 Eherne End of Line Terminaion RS485 Nework xi -4V. Ins-30080 Ne plus conrol uni C auion: For DC readers y Inruder Ne plus O u pus r Powe DC Only Relay C onac E Buo n P SU/ Page
More informationY. Tsiatouhas. VLSI Systems and Computer Architecture Lab
CMOS INEGRAED CIRCUI DESIGN ECHNIQUES Universiy of Ioannina Clocking Schemes Dep. of Compuer Science and Engineering Y. siaouhas CMOS Inegraed Circui Design echniques Overview 1. Jier Skew hroughpu Laency
More informationGauss-Jordan Algorithm
Gauss-Jordan Algorihm The Gauss-Jordan algorihm is a sep by sep procedure for solving a sysem of linear equaions which may conain any number of variables and any number of equaions. The algorihm is carried
More informationWireless LANs: MAC. Wireless LAN: MAC. IEEE protocol stack. Module W.lan MAC
Wireless LANs: W.lan.3-2 Wireless LAN: 802.11MAC Dr.M.Y.Wu@CSE Shanghai Jiaoong Universiy Shanghai, China Module W.lan.3 Dr.W.Shu@ECE Universiy of New Mexico Albuquerque, NM, USA managemen PANs & Blueooh:
More informationVideo streaming over Vajda Tamás
Video sreaming over 802.11 Vajda Tamás Video No all bis are creaed equal Group of Picures (GoP) Video Sequence Slice Macroblock Picure (Frame) Inra (I) frames, Prediced (P) Frames or Bidirecional (B) Frames.
More informationDelayed reservation decision in optical burst switching networks with optical buffers. Title. Li, GM; Li, VOK; Li, CY; Wai, PKA
Tile Delayed reservaion decision in opical burs swiching neworks wih opical buffers Auhor(s) Li, GM; Li, VOK; Li, CY; Wai, PKA Ciaion The 3rd nernaional Conference on Communicaions and Neworking in China
More informationLow-Cost WLAN based. Dr. Christian Hoene. Computer Science Department, University of Tübingen, Germany
Low-Cos WLAN based Time-of-fligh fligh Trilaeraion Precision Indoor Personnel Locaion and Tracking for Emergency Responders Third Annual Technology Workshop, Augus 5, 2008 Worceser Polyechnic Insiue, Worceser,
More informationAnnouncements. TCP Congestion Control. Goals of Today s Lecture. State Diagrams. TCP State Diagram
nnouncemens TCP Congesion Conrol Projec #3 should be ou onigh Can do individual or in a eam of 2 people Firs phase due November 16 - no slip days Exercise good (beer) ime managemen EE 122: Inro o Communicaion
More informationA Tool for Multi-Hour ATM Network Design considering Mixed Peer-to-Peer and Client-Server based Services
A Tool for Muli-Hour ATM Nework Design considering Mied Peer-o-Peer and Clien-Server based Services Conac Auhor Name: Luis Cardoso Company / Organizaion: Porugal Telecom Inovação Complee Mailing Address:
More informationAssignment 2. Due Monday Feb. 12, 10:00pm.
Faculy of rs and Science Universiy of Torono CSC 358 - Inroducion o Compuer Neworks, Winer 218, LEC11 ssignmen 2 Due Monday Feb. 12, 1:pm. 1 Quesion 1 (2 Poins): Go-ack n RQ In his quesion, we review how
More informationV103 TRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEO. General Description. Features. Block Diagram
General Descripion The V103 LVDS display inerface ransmier is primarily designed o suppor pixel daa ransmission beween a video processing engine and a digial video display. The daa rae suppors up o SXGA+
More informationDimmer time switch AlphaLux³ D / 27
Dimmer ime swich AlphaLux³ D2 426 26 / 27! Safey noes This produc should be insalled in line wih insallaion rules, preferably by a qualified elecrician. Incorrec insallaion and use can lead o risk of elecric
More information1. Function 1. Push-button interface 4g.plus. Push-button interface 4-gang plus. 2. Installation. Table of Contents
Chaper 4: Binary inpus 4.6 Push-buon inerfaces Push-buon inerface Ar. no. 6708xx Push-buon inerface 2-gang plus Push-buon inerfacechaper 4:Binary inpusar. no.6708xxversion 08/054.6Push-buon inerfaces.
More informationPerformance Evaluation of Implementing Calls Prioritization with Different Queuing Disciplines in Mobile Wireless Networks
Journal of Compuer Science 2 (5): 466-472, 2006 ISSN 1549-3636 2006 Science Publicaions Performance Evaluaion of Implemening Calls Prioriizaion wih Differen Queuing Disciplines in Mobile Wireless Neworks
More informationChapter 3 MEDIA ACCESS CONTROL
Chaper 3 MEDIA ACCESS CONTROL Overview Moivaion SDMA, FDMA, TDMA Aloha Adapive Aloha Backoff proocols Reservaion schemes Polling Disribued Compuing Group Mobile Compuing Summer 2003 Disribued Compuing
More informationMOBILE COMPUTING. Wi-Fi 9/20/15. CSE 40814/60814 Fall Wi-Fi:
MOBILE COMPUTING CSE 40814/60814 Fall 2015 Wi-Fi Wi-Fi: name is NOT an abbreviaion play on Hi-Fi (high fideliy) Wireless Local Area Nework (WLAN) echnology WLAN and Wi-Fi ofen used synonymous Typically
More informationMOBILE COMPUTING 3/18/18. Wi-Fi IEEE. CSE 40814/60814 Spring 2018
MOBILE COMPUTING CSE 40814/60814 Spring 2018 Wi-Fi Wi-Fi: name is NOT an abbreviaion play on Hi-Fi (high fideliy) Wireless Local Area Nework (WLAN) echnology WLAN and Wi-Fi ofen used synonymous Typically
More information4. Minimax and planning problems
CS/ECE/ISyE 524 Inroducion o Opimizaion Spring 2017 18 4. Minima and planning problems ˆ Opimizing piecewise linear funcions ˆ Minima problems ˆ Eample: Chebyshev cener ˆ Muli-period planning problems
More informationDeadline Miss Detection with SCHED_DEADLINE
Deadline Miss Detection with SCHED_DEADLINE Yoshitake Kobayashi Advanced Software Technology Group Corporate Software Engineering Center TOSHIBA CORPORATION Copyright 2013, Toshiba Corporation. Resources
More informationWeb System for the Remote Control and Execution of an IEC Application
Web Sysem for he Remoe Conrol and Execuion of an IEC 61499 Applicaion Oana ROHAT, Dan POPESCU Faculy of Auomaion and Compuer Science, Poliehnica Universiy, Splaiul Independenței 313, Bucureși, 060042,
More informationA time-space consistency solution for hardware-in-the-loop simulation system
Inernaional Conference on Advanced Elecronic Science and Technology (AEST 206) A ime-space consisency soluion for hardware-in-he-loop simulaion sysem Zexin Jiang a Elecric Power Research Insiue of Guangdong
More informationSam knows that his MP3 player has 40% of its battery life left and that the battery charges by an additional 12 percentage points every 15 minutes.
8.F Baery Charging Task Sam wans o ake his MP3 player and his video game player on a car rip. An hour before hey plan o leave, he realized ha he forgo o charge he baeries las nigh. A ha poin, he plugged
More informationCS 152 Computer Architecture and Engineering. Lecture 6 - Memory
CS 152 Compuer Archiecure and Engineering Lecure 6 - Memory Krse Asanovic Elecrical Engineering and Compuer Sciences Universiy of California a Berkeley hp://www.eecs.berkeley.edu/~krse hp://ins.eecs.berkeley.edu/~cs152
More informationData Structures and Algorithms
Daa Srucures and Algorihms The maerial for his lecure is drawn, in ar, from The Pracice of Programming (Kernighan & Pike) Chaer 2 1 Goals of his Lecure Hel you learn (or refresh your memory) abou: Common
More informationSaturday from 09:00-13:00 (GMT) Documentation on all Paxton Access products can be found on our website -
9/3/9 Ins-38 Ne plus conrol uni Paxon Access Technical Suppor +44 ()173 81111 suppor@paxon.co.uk Technical help is available: Monday - Friday from 7: - 19: (GMT) Saurday from 9: - 13: (GMT) Documenaion
More informationMIC2569. Features. General Description. Applications. Typical Application. CableCARD Power Switch
CableCARD Power Swich General Descripion is designed o supply power o OpenCable sysems and CableCARD hoss. These CableCARDs are also known as Poin of Disribuion (POD) cards. suppors boh Single and Muliple
More informationSTEREO PLANE MATCHING TECHNIQUE
STEREO PLANE MATCHING TECHNIQUE Commission III KEY WORDS: Sereo Maching, Surface Modeling, Projecive Transformaion, Homography ABSTRACT: This paper presens a new ype of sereo maching algorihm called Sereo
More informationCS 152 Computer Architecture and Engineering. Lecture 7 - Memory Hierarchy-II
CS 152 Compuer Archiecure and Engineering Lecure 7 - Memory Hierarchy-II Krse Asanovic Elecrical Engineering and Compuer Sciences Universiy of California a Berkeley hp://www.eecs.berkeley.edu/~krse hp://ins.eecs.berkeley.edu/~cs152
More informationTemperature Controller EXPERT-VT212 USER'S MANUAL
Temperaure Conroller USER'S MANUAL TABLE OF CONTENTS Page 1. PRECAUTIONS... 6 2. FEATURES... 7 3. LOCATION OF THE CONTROLS... 9 4. MOUNTING INSTRUCTIONS...12 4.1 CONNECTIONS... 12 5. CONTROLLER SETUP...14
More informationNRMI: Natural and Efficient Middleware
NRMI: Naural and Efficien Middleware Eli Tilevich and Yannis Smaragdakis Cener for Experimenal Research in Compuer Sysems (CERCS), College of Compuing, Georgia Tech {ilevich, yannis}@cc.gaech.edu Absrac
More informationMUX 1. GENERAL DESCRIPTION
256Mb Async./Burs/Sync./A/D MUX 1. GENERAL DESCRIPTION Winbond x16 ADMUX producs are high-speed, CMOS pseudo-saic random access memory developed for lowpower, porable applicaions. The device has a DRAM
More informationHands on Lab Manual Coherence Introduction
Hands on Lab Manual Coherence Inroducion hp://www.oracle.com/echnework , YCPV VQ KORTQXG VJG RGTHQTOCPEG QH O[ CRRNKECVKQP &CP, EQR[ -CXC EQFG VQ CP +70/ (ZVGPUKQP", EQFGF KV VJKU YC[ +GTG U YJGTG [QW
More informationSaturday from 09:00-13:00 (GMT) Documentation on all Paxton products can be found on our website -
4/05/0 Ins-30080 Ne plus conrol uni Paxon Technical Suppor 073 80 suppor@paxon.co.uk Technical help is available: Monday - Friday from 07:00-9:00 (GMT) Saurday from 09:00-3:00 (GMT) Documenaion on all
More informationChapter 8 LOCATION SERVICES
Disribued Compuing Group Chaper 8 LOCATION SERVICES Mobile Compuing Winer 2005 / 2006 Overview Mobile IP Moivaion Daa ransfer Encapsulaion Locaion Services & Rouing Classificaion of locaion services Home
More informationConnections, displays and operating elements. Status LEDs (next to the keys)
GB Connecions, displays and operaing elemens A Push-buon plus Sysem M Operaing insrucions 1 2 1 2 3 4 5 6 7 8 C B A 4 Inser he bus erminal ino he connecion of pushbuon A. 5 Inser he push-buon ino he frame.
More informationLinux process scheduling. David Morgan
Linux process scheduling David Morgan General neediness categories realtime processes whenever they demand attention, need it immediately other processes interactive care about responsiveness demand no
More informationM(t)/M/1 Queueing System with Sinusoidal Arrival Rate
20 TUTA/IOE/PCU Journal of he Insiue of Engineering, 205, (): 20-27 TUTA/IOE/PCU Prined in Nepal M()/M/ Queueing Sysem wih Sinusoidal Arrival Rae A.P. Pan, R.P. Ghimire 2 Deparmen of Mahemaics, Tri-Chandra
More informationImage segmentation. Motivation. Objective. Definitions. A classification of segmentation techniques. Assumptions for thresholding
Moivaion Image segmenaion Which pixels belong o he same objec in an image/video sequence? (spaial segmenaion) Which frames belong o he same video sho? (emporal segmenaion) Which frames belong o he same
More informationOutline. EECS Components and Design Techniques for Digital Systems. Lec 06 Using FSMs Review: Typical Controller: state
Ouline EECS 5 - Componens and Design Techniques for Digial Sysems Lec 6 Using FSMs 9-3-7 Review FSMs Mapping o FPGAs Typical uses of FSMs Synchronous Seq. Circuis safe composiion Timing FSMs in verilog
More informationProcess management. Scheduling
Process management Scheduling Points of scheduler invocation (recap) User Kernel Return from system call Process Schedule Return from interrupt handler Timer interrupts to ensure OS control Return from
More informationA MAC layer protocol for wireless networks with asymmetric links
A MAC layer proocol for wireless neworks wih asymmeric links Guoqiang Wang, Damla Turgu, Ladislau Bölöni, Yongchang Ji, Dan C. Marinescu School of Elecrical Engineering and Compuer Science, Universiy of
More informationConnections, displays and operating elements. 3 aux. 5 aux.
Taser PlusKapiel3:Taser3.1Taser Plus Meren2005V6280-561-0001/08 GB Connecions, displays and operaing elemens Taser Plus Arec/Anik/Trancen Operaing insrucions A 1 2 1 2 3 4 5 6 C B A B 3 aux. 7 8 9 aux.
More informationUtility-Based Hybrid Memory Management
Uiliy-Based Hybrid Memory Managemen Yang Li Saugaa Ghose Jongmoo Choi Jin Sun Hui Wang Onur Mulu Carnegie Mellon Universiy Dankook Universiy Beihang Universiy ETH Zürich While he memory fooprins of cloud
More informationAn efficient approach to improve throughput for TCP vegas in ad hoc network
Inernaional Research Journal of Engineering and Technology (IRJET) e-issn: 395-0056 Volume: 0 Issue: 03 June-05 www.irje.ne p-issn: 395-007 An efficien approach o improve hroughpu for TCP vegas in ad hoc
More informationSoftware Stacks for Mixed-critical Applications: Consolidating IEEE AVB and Time-triggered Ethernet in Next-generation Automotive Electronics
Sofware Sacks for Mixed-criical Applicaions: Consolidaing IEEE 8.1 and Time-riggered Eherne in Nex-generaion Auomoive Elecronics Soeren Rumpf, Till Seinbach, Franz Korf, Thomas C. Schmid Deparmen of Compuer
More informationThe Data Locality of Work Stealing
The Daa Localiy of Work Sealing Umu A. Acar School of Compuer Science Carnegie Mellon Universiy umu@cs.cmu.edu Guy E. Blelloch School of Compuer Science Carnegie Mellon Universiy guyb@cs.cmu.edu Rober
More informationThe Impact of Product Development on the Lifecycle of Defects
The Impac of Produc Developmen on he Lifecycle of Rudolf Ramler Sofware Compeence Cener Hagenberg Sofware Park 21 A-4232 Hagenberg, Ausria +43 7236 3343 872 rudolf.ramler@scch.a ABSTRACT This paper invesigaes
More informationNEWTON S SECOND LAW OF MOTION
Course and Secion Dae Names NEWTON S SECOND LAW OF MOTION The acceleraion of an objec is defined as he rae of change of elociy. If he elociy changes by an amoun in a ime, hen he aerage acceleraion during
More informationProject #1 Math 285 Name:
Projec #1 Mah 85 Name: Solving Orinary Differenial Equaions by Maple: Sep 1: Iniialize he program: wih(deools): wih(pdeools): Sep : Define an ODE: (There are several ways of efining equaions, we sar wih
More informationVoltair Version 2.5 Release Notes (January, 2018)
Volair Version 2.5 Release Noes (January, 2018) Inroducion 25-Seven s new Firmware Updae 2.5 for he Volair processor is par of our coninuing effors o improve Volair wih new feaures and capabiliies. For
More informationMobile Robots Mapping
Mobile Robos Mapping 1 Roboics is Easy conrol behavior percepion modelling domain model environmen model informaion exracion raw daa planning ask cogniion reasoning pah planning navigaion pah execuion
More informationCS 152 Computer Architecture and Engineering. Lecture 6 - Memory
CS 152 Compuer Archiecure and Engineering Lecure 6 - Memory Krse Asanovic Elecrical Engineering and Compuer Sciences Universiy of California a Berkeley hp://www.eecs.berkeley.edu/~krse hp://ins.eecs.berkeley.edu/~cs152
More informationOptimizing the Processing Performance of a Smart DMA Controller for LTE Terminals
Opimizing he Processing Performance of a Smar DMA Conroller for LTE Terminals David Szczesny, Sebasian Hessel, Shadi Traboulsi, Aila Bilgic Insiue for Inegraed Sysems, Ruhr-Universiä Bochum D-78 Bochum,
More informationEECS 487: Interactive Computer Graphics
EECS 487: Ineracive Compuer Graphics Lecure 7: B-splines curves Raional Bézier and NURBS Cubic Splines A represenaion of cubic spline consiss of: four conrol poins (why four?) hese are compleely user specified
More informationOn the Impact of Concurrency for the Enforcement of Entailment Constraints in Process-driven SOAs
On he Impac of Concurrency for he Enforcemen of Enailmen Consrains in Process-driven OAs Thomas Quirchmayr and Mark rembeck Insiue for Informaion ysems, New Media Lab, WU Vienna, Ausria {firsname.lasname}@wu.ac.a
More informationMATH Differential Equations September 15, 2008 Project 1, Fall 2008 Due: September 24, 2008
MATH 5 - Differenial Equaions Sepember 15, 8 Projec 1, Fall 8 Due: Sepember 4, 8 Lab 1.3 - Logisics Populaion Models wih Harvesing For his projec we consider lab 1.3 of Differenial Equaions pages 146 o
More informationStreamline Pathline Eulerian Lagrangian
Sreamline Pahline Eulerian Lagrangian Sagnaion Poin Flow V V V = + = + = + o V xi y j a V V xi y j o Pahline and Sreakline Insananeous Sreamlines Pahlines Sreaklines Maerial Derivaive Acceleraion
More information1.4 Application Separable Equations and the Logistic Equation
1.4 Applicaion Separable Equaions and he Logisic Equaion If a separable differenial equaion is wrien in he form f ( y) dy= g( x) dx, hen is general soluion can be wrien in he form f ( y ) dy = g ( x )
More informationSartorius Cubis Series
Brief Insrucions Sarorius Cubis Series Elecronic Precision and Analical Balances MSU Models 98648-017-12 Informaion for he User Conens Noes on using his manual....................... 3 Safe Insrucions.............................
More informationPo,,ll. I Appll I APP2 I I App3 I. Illll Illlllll II Illlll Illll Illll Illll Illll Illll Illll Illll Illll Illll Illll Illlll Illl Illl Illl
Illll Illlllll II Illlll Illll Illll Illll Illll Illll Illll Illll Illll Illll Illll Illlll Illl Illl Illl US 20110153728A1 (19) nied Saes (12) Paen Applicaion Publicaion (10) Pub. No.: S 2011/0153728
More informationSpline Curves. Color Interpolation. Normal Interpolation. Last Time? Today. glshademodel (GL_SMOOTH); Adjacency Data Structures. Mesh Simplification
Las Time? Adjacency Daa Srucures Spline Curves Geomeric & opologic informaion Dynamic allocaion Efficiency of access Mesh Simplificaion edge collapse/verex spli geomorphs progressive ransmission view-dependen
More informationSelective Offloading in Mobile Edge Computing for the Green Internet of Things
EDGE COMPUTING FOR THE INTERNET OF THINGS Selecive Offloading in Mobile Edge Compuing for he Green Inerne of Things Xinchen Lyu, Hui Tian, Li Jiang, Alexey Vinel, Sabia Maharjan, Sein Gjessing, and Yan
More informationLinux Task Scheduling
Linux Task Scheduling Hyunmin Yoon (hmyoon@rtcc.hanyang.ac.kr) 2 This document is based-on linux 4.15.6 version (released at 2018.02.26) 2 3 Task Scheduling SCHEDULING CLASS 3 4 Scheduling Class Since
More informationAdaptive VM Management with Two Phase Power Consumption Cost Models in Cloud Datacenter
Mobile New Appl (2016) 21:793 805 DOI 10.1007/s11036-016-0690-z Adapive VM Managemen wih Two Phase Power Consumpion Cos Models in Cloud Daacener Dong-Ki Kang 1 & Fawaz Al-Hazemi 1 & Seong-Hwan Kim 1 &
More informationLearning in Games via Opponent Strategy Estimation and Policy Search
Learning in Games via Opponen Sraegy Esimaion and Policy Search Yavar Naddaf Deparmen of Compuer Science Universiy of Briish Columbia Vancouver, BC yavar@naddaf.name Nando de Freias (Supervisor) Deparmen
More informationRestorable Dynamic Quality of Service Routing
QOS ROUTING Resorable Dynamic Qualiy of Service Rouing Murali Kodialam and T. V. Lakshman, Lucen Technologies ABSTRACT The focus of qualiy-of-service rouing has been on he rouing of a single pah saisfying
More informationUSBFC (USB Function Controller)
USBFC () EIFUFAL501 User s Manual Doc #: 88-02-E01 Revision: 2.0 Dae: 03/24/98 (USBFC) 1. Highlighs... 4 1.1 Feaures... 4 1.2 Overview... 4 1.3 USBFC Block Diagram... 5 1.4 USBFC Typical Sysem Block Diagram...
More informationPacket Scheduling in a Low-Latency Optical Interconnect with Electronic Buffers
Packe cheduling in a Low-Laency Opical Inerconnec wih Elecronic Buffers Lin Liu Zhenghao Zhang Yuanyuan Yang Dep Elecrical & Compuer Engineering Compuer cience Deparmen Dep Elecrical & Compuer Engineering
More informationAn Experimental QoS Manager Implementation
An Experimenal QoS Manager Implemenaion Drago Žagar, Goran Marinović, Slavko Rupčić Faculy of Elecrical Engineering Universiy of Osijek Kneza Trpimira 2B, Osijek Croaia drago.zagar@efos.hr Absrac-- Qualiy
More informationFlow graph/networks MAX FLOW APPLICATIONS. Flow constraints. Max flow problem 4/26/12
4// low graph/nework MX LOW PPLIION 30, pring 0 avid Kauchak low nework direced, weighed graph (V, ) poiive edge weigh indicaing he capaciy (generally, aume ineger) conain a ingle ource V wih no incoming
More informationTroubleshooting PLCopen Block Behavior
Troubleshooing PLCopen Block Behavior Deailed Troubleshooing of he PLCopen Block Behavior General informaion Copyrigh Siemens AG 2 All righs reserved Subjec o change wihou prior noice. Copyrigh The disribuion
More informationNetwork Slicing for Ultra-Reliable Low Latency Communication in Industry 4.0 Scenarios
1 Nework Slicing for Ulra-Reliable Low Laency Communicaion in Indusry 4.0 Scenarios Anders Ellersgaard Kalør, René Guillaume, Jimmy Jessen Nielsen, Andreas Mueller, and Pear Popovski arxiv:1708.09132v1
More informationMidterm Exam Announcements
Miderm Exam Noe: This was a challenging exam. CSCI 4: Principles o Programming Languages Lecure 1: Excepions Insrucor: Dan Barowy Miderm Exam Scores 18 16 14 12 10 needs improvemen 8 6 4 2 0 0-49 50-59
More informationMARSS Reference Sheet
MARSS Reference Shee The defaul MARSS model (form="marxss") is wrien as follows: x = B x 1 + u + C c + w where w MVN( Q ) y = Z x + a + D d + v where v MVN( R ) x 1 MVN(π Λ) or x MVN(π Λ) c and d are inpus
More information