Solve Performance Optimization Problems with the QorIQ Optimization Suite Scenarios Tool

Size: px
Start display at page:

Download "Solve Performance Optimization Problems with the QorIQ Optimization Suite Scenarios Tool"

Transcription

1 Solve Performance Optimization Problems with the QorIQ Optimization Suite Scenarios Tool FTF-SDS-F0201 Jessica Deery Software Developer, Digital Networking Sidharth Kodikal Software Developer, Digital Networking A P R TM External Use

2 Session Introduction Scenarios Tool is a Performance Analysis tool designed specifically for Freescale QorIQ network processors Provides System-Level Analysis and Linux User Space Application Analysis Simple to configure and easy to use Appropriate for beginners with little knowledge of the processor and advanced users who prefer a scripting interface Provides live analysis while the application is running and extensive analysis post-run Sidharth Kodikal - software developer and a co-author of this tool External Use 1

3 Session Objectives After completing this session you will be able to: Configure the Scenarios Tool to collect Performance Analysis data Visualize the Performance Analysis data as it is collected by the tool Analyze Performance Analysis Data to observe whether or not your performance is improving External Use 2

4 Agenda Overview of the Scenarios Tool and Terminology Measure Bareboard Cache Performance Measure Bareboard DDR Performance Measure Cache Performance for a Linux User Space Application Measure Bareboard Cache Performance using Python Interface Other Feature Highlights External Use 3

5 Scenarios Tool - Overview Optimized workflow for efficiently narrowing down performance issues anywhere on the system Customer Benefits System optimization for Cores and SoC Complexity abstraction Delivers Freescale expertise to users Ease of use Streamlined to solve several performance issues Key Features Stand alone no CodeWarrior needed Performance analysis including visualization Connection auto discovery Canned measurement scenarios 100+ scenarios covering Core and SoC blocks User-defined measurement scenarios Compare pairs of runs Graphically visualize all measurements Live view of events and metrics Supports bare metal or Linux applications Python scripting support Devices Supported P2040, P3041, P5020, P5021, P5040, P4040, P4080 T2080, T4240 B4860 Future Layerscape devices External Use 4

6 Scenarios Tool What Is a Scenario? A Scenario defines what performance data will be measured Aggregates Performance Monitor Events to be counted into cohesive groups Defines Metrics which are mathematical operations to be applied to the Event counts after the data is collected Optionally defines Python Scripts to perform additional target setup Stock Scenarios are canned Scenarios that are automatically included with the tool External Use 5

7 Scenarios Tool Available Scenarios Approximately Scenarios are available depending on the target Scenario Group What can I measure? CPU Utilization Branch Misses, Interrupt Counts, CPU Usage CPU Cache Cache Misses (Data/Instruction L1, Data/Instruction Backside L2) CPU - MMU TLB4K Reloads, VSP Reloads, L2 MMU Misses CPU - Core Complex CPU - Load Store Unit DDR CoreNet DPAA QMan DPAA SEC OCeaN Combination Core Complex Traffic Data Line Fill Buffer (DLFB) Misses DDR Traffic, Page Misses, Collisions CoreNet Traffic QMan Dequeue and/or Enqueue Counts Security Engine Utilization DMA Performance Broad measurements over the whole system External Use 6

8 Measure Bareboard Cache Performance External Use 7

9 Scenarios Tool Measure Bareboard Cache Performance Common customer question #1: How do I measure Cache Performance? For this example, we will measure the Cache Performance of two functions that manipulate an array in memory unsigned long long sumarraynonoptimal (int *array, int w, int h, int n) { unsigned long long ret = 0; int i, x, y; for (i = 0; i < n; i++) for (x = 0; x < w; x++) for (y = 0; y < h; y++) ret += array[y*w + x]; return ret; } unsigned long long sumarrayoptimal (int *array, int w, int h, int n) { unsigned long long ret = 0; int i, x, y; for (i= 0; i< n; i++) for (y = 0; y < h; y++) for (x = 0; x < w; x++) ret += array[y*w + x]; return ret; } Algorithmically, the functions produce the same result. However, we want to examine which function is more optimal External Use 8

10 Scenarios Tool Measure Bareboard Cache Performance (continued) In order to measure the Cache Performance, we first need to complete the following steps: 1. Add a new configuration 2. Setup the connection to the target 3. Add a Scenario to the configuration to measure Cache Performance 4. Run the configuration to measure the Cache Performance of an application (see Backups for application C code) External Use 9

11 Scenarios Tool Add a New Configuration To add a new configuration, simply press the New Configuration toolbar button New Configuration Button External Use 10

12 Scenarios Tool Configuration A default configuration is added to a project. The configuration is displayed in the lower right of the workbench Project Navigation Configuration External Use 11

13 Scenarios Tool Setup the Connection To setup the connection, use the Connection toolbar. Add a connection from scratch or search for connections on the subnet External Use 12

14 Scenarios Tool Connection and Target Autodiscovery Use the flashlight button in the Connection toolbar to automatically discover any connections on the subnet Filter Connections After adding the connection, click the Scan Probe link to discover the target and see if it is available Discover Target External Use 13

15 Scenarios Tool Add Scenario for Measuring Cache Performance Below the Connection settings is a toolbar for adding Scenarios to be measured. Press the (+) button to add a new Scenario Data Cache Scenario is added by default Use Toolbar to Add or Remove Scenarios External Use 14

16 Scenarios Tool Add Data L1 Cache Miss Scenario Use the filter to search for Cache Scenarios. Check Data L1 Cache Miss Scenario and press the OK button Filter Scenarios Toggle how Scenarios are Grouped External Use 15

17 Scenarios Tool Configuration The Data L1 Cache Miss Scenario now appears in the configuration. Uncheck the default scenario Data Cache Operations and save the configuration We are now ready to measure! External Use 16

18 Scenario Tool Start Measuring To start measuring, press the Launch button Once an Analysis Session is started, use the session toolbar to Start/Stop/Pause Sampling View Overall Session Status View Detailed Progress External Use 17

19 Scenarios Tool Analyze Results Below are snippets of the table results that are displayed when sumarraynonoptimal is measured. Results are filtered to core0 The next table shows the results when sumarrayoptimal is used From the result tables, we can see that the cache reloads and the cache miss rate for sumarraynonoptimal are significantly higher than sumarrayoptimal External Use 18

20 Scenarios Tool Compare Results Side-by-Side To further visualize the results side-by-side, right-click the results in the Performance Analysis view, and select Compare External Use 19

21 Scenarios Tool Compare Results Side-by-Side (continued) Below are the side-by-side results filtered to show the Data L1 Cache Reloads measured for both sumarraynonoptimal and sumarrayoptimal Non-Optimal Optimal External Use 20

22 Scenarios Tool Explanation of Results The non-optimal function accesses memory walking down the rows. Each access loads the cache with data, but only the first element in the array is used. Subsequent accesses cause the cache to be reloaded. 1,1 1,2 1,n 2,1 2,2 2,n. n,1 n,2 n,n The optimal function accesses memory by selecting a row. Each access loads the cache with data. It then walks the array by columns. The cache is not reloaded until you get to the end of the line. for (i = 0; i < n; i++) for (x = 0; x < w; x++) for (y = 0; y < h; y++) ret += array[y*w + x]; return ret; } Non-Optimal for (i= 0; i< n; i++) for (y = 0; y < h; y++) for (x = 0; x < w; x++) ret += array[y*w + x]; return ret; } Optimal External Use 21

23 Measure Bareboard DDR Performance External Use 22

24 Scenarios Tool Measure Bareboard DDR Performance Common custom question #2: How do I measure DDR Performance? For this example, we will use the same application from the previous Cache Performance example. However, now we will focus on the performance of DDR when the function sumarrayoptimal is used To visualize the performance of DDR, we will also update the Configuration to enable the Live Graph feature so that any changes in the DDR Performance are immediately visible in realtime while the data is sampled External Use 23

25 Scenarios Tool Add Scenario to Measure DDR Performance First we add a Scenario to the Configuration to measure DDR Performance. For this example we have chosen the Scenario DDR 1,2 Traffic with Hitgen Read and Write. Uncheck the previous Scenario Data L1 Cache Miss External Use 24

26 Scenarios Tool Enable Live View Next, we update the Configuration to enable the Live View. We check the option Enable Realtime Data Visualization When this option is enabled, data is collected and immediately displayed to a Live Graph on a best-effort basis External Use 25

27 Scenarios Tool Enable Continuous Sampling To further enable visualization, we update the configuration to enable continuous sampling. By selecting the option shown below, the data is sampled continuously until the session is stopped by the user External Use 26

28 Scenarios Tool Observe DDR Performance in Realtime Upon running the DDR Scenario, the Live Graph is immediately displayed. Extensive Live data, all presenting the behavior of DDR is scrolled across the graph from right to left External Use 27

29 Scenarios Tool DDR Page Miss Rates To further examine the DDR Performance, we filter the Live Graph to show just page_miss. Immediately, we see that the Page Miss Rates evaluate to 1, which means that we are currently counting 0 Page Hits for both DDR1 and DDR2. This indicates poor DDR Performance External Use 28

30 Scenarios Tool Optimizing DDR via BSTOPRE To optimize the DDR Page Hits, we will tweak DDR configuration value BSTOPRE. This value sets the duration that a page is retained after a DDR access. Please note that changing the DDR configuration can be complex. To simplify the process, we recommend the QorIQ Configuration Suite (QCS) and DDR Validation (DDRv) tools. Below is a picture of DDRv view that allows you to visualize validation and pick an optimal configuration. External Use 29

31 Scenarios Tool Optimizing DDR via BSTOPRE For this example, we will increase the BSTOPRE using the CodeWarrior for PA Register Details View. This view is shown below. For the P4080, the BSTOPRE bit field is specified in bits 18:31 of the DDR register SDRAM INTERVAL. External Use 30

32 Scenarios Tool Optimizing DDR Performance Before stopping the target to change the BSTOPRE value, we pause the Analysis session After increasing the BSTOPRE on the target and resuming the Analysis Session, we can observe an immediate decrease in the Page Miss Rates from 1 to 0.13 External Use 31

33 Scenarios Tool Explanation of Results In the previous example we optimized the Cache Performance but completely neglected performance of DDR Increasing the BSTOPRE value demonstrated an immediate decrease in Page Misses. In this case, the performance is benefitted by retaining the pages for a longer duration Remember, it is important to evaluate the performance of the system as whole and not focus on a single component External Use 32

34 Measure Cache Performance Specific to a Linux User Space Application External Use 33

35 Scenarios Tool Linux User Space Applications Analysis In addition to the bareboard measurements that we observed with the previous examples, the Scenarios Tool can be used to profile events for a specific Linux user space application or process Events correlating to pure kernel counters can also be measured, thus, allowing the performance analysis of the kernel itself External Use 34

36 Scenarios Tool Linux User Space Applications Analysis The tool and the kernel provide the capability to measure the following types of events: Hardware Events processor events such as cycles, instructions, cache-misses, branches, branch-misses Software Events kernel counters that measure the performance of the kernel itself Cache Events hardware events that provide more details about the cache performance such as loads, stores, prefetches, and misses External Use 35

37 Scenarios Tool Measure Cache Performance for Linux User Space Applications For this next example, we will use the same code from the previous examples to produce two small apps, sumarraynonoptimal and sumarrayoptimal that run within the Linux User Space. We will complete the following steps: Add a new Linux Configuration Specify the Target Name/IP, and probe the target for available measurements Specify the application that we want to measure Select the Hardware Event that we want to measure, cache-misses Run the Configuration and measure the data External Use 36

38 Scenarios Tool Add a Linux Configuration To add a new Linux Configuration, simply press the New Configuration toolbar button New Configuration Button External Use 37

39 Scenarios Tool Add a Linux Configuration Next, select the radio button to measure Linux application performance. Also, select the radio button to Create a new project and specify a project name External Use 38

40 Scenarios Tool Configure the Target Name/IP and Probe the Target Press the (+) button to specify the Target Name/IP Press the probe button to discover the target and discover any enhanced measurements that may be available for the processor External Use 39

41 Scenarios Tool Configure Profiling Mode To configure the Profiling Mode for this example, we do the following: 1. Select Profile an application 2. Use Browse button to browse for the application that we want to measure 3. Check Only count events External Use 40

42 Scenarios Tool Note about SFTP Server Note that the probe, remote file browsing, and remote process browsing functionality all depend on an SFTP server being previously deployed and enabled on your remote Linux target. This is available in the openssh package of the DPAA SDK (v1.2. or greater) External Use 41

43 Scenarios Tool Select Cache-Misses To keep this measurement simple, we check the Hardware Event cache-misses. Now we are ready to measure! External Use 42

44 Scenarios Tool Analyzing Results Upon running the measurement for both sumarraynonoptimal and sumarrayoptimal, we can see that the event count for sumarraynonoptimal is significantly higher than the event count for sumarrayoptimal External Use 43

45 Scenarios Tool Profile with Call-Graphs In addition to measuring the event counts, it is also possible to produce profiles with call-graphs. Merely uncheck Only count events to enable the call-graphs, and rerun the measurement External Use 44

46 Scenarios Tool Profile with Call-Graphs for sumarraynonoptimal Profile Data Columns: Symbol Column ELF image from which the symbols originated Command column the monitored process Shared Object column the privilege level and the symbol name observed when the running process was interrupted Overhead column - % of the samples collected from the corresponding function Privilege levels: [.] user level [k] kernel level [g] guest kernel level (virtualization) [u] guest OS user space [H] hypervisor External Use 45

47 Measure Cache Performance via Python Interface External Use 46

48 Scenarios Tool Measure Bareboard Cache Performance via Python Interface For this section, we will again measure Cache Performance. However, this time we will utilize the Python Interface. Let us begin by first covering the Python Interface basics: Overview of the Interface Starting the Python Environment Exploring the Model Exploring the Available Stock Scenarios We will then end by configuring and running the script measure_cache_performance.py External Use 47

49 Scenarios Tool Overview of the Python Interface The Python Interface is for the more advanced user who desires automation or prefers a scripting interface. The interface is built upon the Performance Analysis (PFA) software engine which is the same engine that is employed by the Scenarios Tool Eclipse-based UI Python Interface Scenarios Tool Eclipse-based UI PFA Engine Target External Use 48

50 Scenarios Tool Starting the Python Environment To start the interactive python environment, run the python script python.bat (python.sh on Linux) in the cdde/bin directory of the Scenarios Tool installation:..\cdde\bin>python.bat A module called pfautils is provided to aid in the exploration of the model, configuration, and collection. To load it type: >>> from pfa import pfautils >>> External Use 49

51 Scenarios Tool Exploring the Model To explore the model associated with the P4080 type: >>> model = pfautils.load_model("p4080") >>> model.list() The following data is then printed: 16BIT_EPU_COUNTERS: 16 Bit EPU counters 32BIT_EPU_COUNTERS: 32 bit counters built by combining two 16 bit EPU counters Categories: UI Categories Constants: Core0: A specific core of the processor Core1: A specific core of the processor Core2: A specific core of the processor Core3: A specific core of the processor Core4: A specific core of the processor Core5: A specific core of the processor Core6: A specific core of the processor Core7: A specific core of the processor External Use 50

52 Scenarios Tool Exploring Stock Scenarios To explore the Stock Scenarios supported by the model type: >>> model.find("measurements").list() The following data is then printed: Measurements: Stock measurements Counter Measurements: CORE_PERFORMANCE: Instructions and cycles for core 0 Groups: All Cpus: Counter Measurements: CPU(all,L1,BIU)_CPC(RWO-HM)_CNET(IO)_DDR(PH,PM): CPU(all,L1,BIU)_CPC(RWO-HM)_CNET(IO)_DDR(PH,PM)_noPC: DDR, L1, Core Complex, CoreNet (All): Measures DDR, CPU Cache, External Use 51

53 Scenarios Tool Measure Cache Performance via Script We will now run the script measure_cache_performance.py to measure the performance of an application that uses the function sumarrayoptimal. The script measures Cache Performance using the exact same Stock Scenario from the first part of the session, Data L1 Cache Miss. # Create a configuration based on a stock scenario stockscenario = pfa_model.find( Data L1 Cache Miss") config = stockscenario.create_configuration() You can see the Stock Scenario defined at line 46 of the script. To measure other scenarios, replace this text with a different Stock Scenario name (see Backups for full script text) External Use 52

54 Scenarios Tool Measure Cache Performance via Script (continued) Before running the script, you will need to make the following modifications: 1. Update the value cc_config to specify your tap type and ip address 2. Update the value processor_name to specify the processor that you will be measuring 3. Update the value workspace_path to specify where the resulting raw data will be stored 4. Update value report_file_path to specify the path to the file where the formatted data will be printed To run the script, execute the following lines: C:\{scenarios_tool_installation}\cdde\bin\python.bat C:\{script_location}\measure_cache_performance.py External Use 53

55 Scenarios Tool Measure Cache Performance via Script (continued) Upon running the script successfully, the following output is generated at the console: Measuring with Stock Scenario - Data L1 Cache Miss using cc_config gtap:jtag:0:fsl00ff79 FSL.Reset: active context set to = e500mc#0 RunControl: active context set to = e500mc#0 Registers: active context set to = e500mc#0 Memory: active context set to = e500mc#0 FSL.Reservation: active context set to = e500mc#0 Expressions: active context set to = ccs:1;0 Grouping: active context set to = e500mc#0 Writing samples to Otf file... C:/dev/scenarioPyWorkspace/python_2014_02_19_13_27_12/pfa.otf Sampling finished Printing report to file... C:/dev/scenarioPyWorkspace/scenarioReport.out Done!!! External Use 54

56 Scenarios Tool Viewing Results The resulting report can be opened to view comma-separated data values. Below is the data opened in Microsoft Excel and filtered to show core0 values The Cache Miss Rate measured by the python script matches the measurement that we previously captured via the Scenarios Tool UI External Use 55

57 Other Feature Highlights External Use 56

58 Scenarios Tool Create Your Own Custom Scenarios If you want to extend a Scenario or modify a Scenario, the Custom Scenario Wizard can be used. To start it, press the toolbar button to create a New Custom Scenario New Custom Scenario Button External Use 57

59 Scenarios Tool Create Custom Scenarios Next, specify the Processor and Name. Then select the Scenario that you want to modify. The wizard can now be finished to generate a new Custom Scenario External Use 58

60 Scenarios Tool Customize Events and Counters Below is the Custom Scenario Events tab. The Events tab shows what events will be measured on which counters Available Events Add/Remove Events Selected Events/Counters External Use 59

61 Scenarios Tool Customize Metrics Below is the Custom Scenario Metrics tab. This tab displays all the scenario metric names and full expressions Metrics Toolbar: Add / Edit / Remove Metrics External Use 60

62 Scenarios Tool Customize Metrics Note that new metrics can be added from scratch or derived from existing Stock Metrics. This is supported via the dropdown menu that is next to the (+) button External Use 61

63 Scenarios Tool Customize Metric Expression Upon pressing the edit button, you are able to modify the metric expression. Metric expressions are a combination of events, constants and mathematical operators External Use 62

64 Scenarios Tool Customize Initialization with Python Below is Custom Scenario Initialization tab. From this tab it is possible to optionally specify additional initialization via a python script External Use 63

65 Scenarios Tool Create a Blank Custom Scenario Alternatively a user can create a blank Custom Scenario. To begin, press the button start the Custom Scenario Wizard. On the first page of the wizard, specify the processor and press finish New Custom Scenario Button Finish External Use 64

66 Scenarios Tool Share Custom Scenario Upon creating Custom Scenarios, you may want to share Scenarios and/or share the results of a collection. This can be done via the Import and Export Wizards. To access the wizards, right-click a project External Use 65

67 Scenarios Tool Run Multiple Scenarios in a Sequence In previous examples, we ran a single Scenario. It is also possible to run multiple scenarios in a sequence. Merely check the scenarios and run You can monitor which scenario is running via the Analysis Session view External Use 66

68 Scenarios Tool Results Table and Companion Graph Previously we saw snippets of the Results Table. From the Results Table, you can enable the Companion Graph which displays a graph that is linked to the current column selection in the Results table Click a table cell to show an annotation in the graph. Alternatively, drag an annotation to highlight a table cell Click to open the Companion Graph External Use 67

69 Scenarios Tool Result Graphs and Summaries In addition to the Results Table, results can also be viewed as multiple Graphs or bar-chart Summaries. Summaries display just the min, max, and average External Use 68

70 Conclusion External Use 69

71 Summary The Scenario Tool provides a way to easily measure system performance and the performance of a Linux User Space Application It is appropriate for users of all levels, beginner to expert For those wishing to extend the tools capabilities, features such as the Python Interface and the Custom Scenarios can be utilized When analyzing the results, remember to use the Compare feature to further simplify analysis To fully optimize the system, it is important to measure multiple components of the system, rather than focus on a single component External Use 70

72 Closing By now, you should be able to: Create a new Configuration and pick from numerous Stock Scenarios to analyze the system Use the Live Graphs to visualize the Performance Analysis data as it is sampled Utilize the Compare Feature to observe whether or not your performance is improved from one result set to the next Create a new Configuration to profile a specific Linux User Space Application Run a Stock Scenario via the Python Interface Create your own Custom Scenarios External Use 71

73 Closing (continued) Want to download the latest version of the tool? ode=pe_qoriq_opti_suite&fsrch=1&sr=3 Have feedback or user stories to share? Send it to us. Have a Custom Scenario that is a candidate for our default Stock Scenarios? Share it with us via the tools Export feature External Use 72

74 Introducing The QorIQ LS2 Family Breakthrough, software-defined approach to advance the world s new virtualized networks New, high-performance architecture built with ease-of-use in mind Groundbreaking, flexible architecture that abstracts hardware complexity and enables customers to focus their resources on innovation at the application level Optimized for software-defined networking applications Balanced integration of CPU performance with network I/O and C-programmable datapath acceleration that is right-sized (power/performance/cost) to deliver advanced SoC technology for the SDN era Extending the industry s broadest portfolio of 64-bit multicore SoCs Built on the ARM Cortex -A57 architecture with integrated L2 switch enabling interconnect and peripherals to provide a complete system-on-chip solution External Use 73

75 QorIQ LS2 Family Key Features SDN/NFV Switching Data Center Wireless Access Unprecedented performance and ease of use for smarter, more capable networks High performance cores with leading interconnect and memory bandwidth 8x ARM Cortex-A57 cores, 2.0GHz, 4MB L2 cache, w Neon SIMD 1MB L3 platform cache w/ecc 2x 64b DDR4 up to 2.4GT/s A high performance datapath designed with software developers in mind New datapath hardware and abstracted acceleration that is called via standard Linux objects 40 Gbps Packet processing performance with 20Gbps acceleration (crypto, Pattern Match/RegEx, Data Compression) Management complex provides all init/setup/teardown tasks Leading network I/O integration 8x1/10GbE + 8x1G, MACSec on up to 4x 1/10GbE Integrated L2 switching capability for cost savings 4 PCIe Gen3 controllers, 1 with SR-IOV support 2 x SATA 3.0, 2 x USB 3.0 with PHY External Use 74

76 See the LS2 Family First in the Tech Lab! 4 new demos built on QorIQ LS2 processors: Performance Analysis Made Easy Leave the Packet Processing To Us Combining Ease of Use with Performance Tools for Every Step of Your Design External Use 75

77 Freescale Semiconductor, Inc. External Use

78 Backups External Use 77

79 Backups Stack and Heap Modifications Regarding the examples to measure Cache Performance and measure DDR Traffic, the stack and heap for the example applications that are being measured should be modified as follows: _stack_addr = 0x0f3dfff0; _stack_end = 0x073d7ff0; _heap_addr = 0x003cfff0; _heap_end = 0x073d7ff0; Modifications should be made to the application s.lcf file External Use 78

80 Backups C Code Used in Bareboard Cache Performance Examples unsigned long long sumarraynonoptimal (int *array, int w, int h, int n) { unsigned long long ret = 0; int i, x, y; for (i = 0; i < n; i++) for (x = 0; x < w; x++) for (y = 0; y < h; y++) ret += array[y*w + x]; return ret; } unsigned long long sumarrayoptimal (int *array, int w, int h, int n) { unsigned long long ret = 0; int i, x, y; for (i= 0; i< n; i++) for (y = 0; y < h; y++) for (x = 0; x < w; x++) ret += array[y*w + x]; return ret; } External Use 79

81 Backups C Code Used in Bareboard Cache Performance Examples (continued) int main() { int w = 1024; int h = 1024; int a[w*h]; int i; for(i = 0; i < (w*h); i++) a[i] = 5; } i = 0; while(1) i += sumarrayoptimal (a, w, h, 100); External Use 80

82 Backups Python Script measure_cache_performance.py # Import utility module from pfa import pfautils # Import XPCOM support from coremorpho import morpho COMException = morpho.comexception components = morpho.components from ta import cdde, ccs print("measuring with Stock Scenario Data L1 Cache Miss") # Change the address to the tap to be used. The format is etap:ip for an Ethernet Tap, # gtap:jtag:0:ip for an Gigabit Tap connected with the plain JTAG cable and gtap:jtag:1:ip # for an Gigabit Tap connected with the JTAG wires contained in the aurora cable. if not vars().has_key("cc_config"): cc_config = "gtap:jtag:1: " print("using cc_config %s" % cc_config) processor_name = "P5020" # Create the model. It contains in its hierarchy all the supported events and counters. pfa_model = pfautils.load_model(processor_name) External Use 81

83 Backups Python Script measure_cache_performance.py (continued) def get_otf_path(workspace_path): """ Get the full path to the otf file that is to be generated Given the workspace path, this creates a path to the oft file in a folder based on a datetime stamp NOTE: currently Java UI assumes that all collections are named pfa.otf We are retaining that name for now """ import datetime import os name = datetime.datetime.now().strftime("%y_%m_%d_%h_%m_%s") dirpath = workspace_path + "/python_" + name if not os.path.exists(dirpath): os.makedirs(dirpath) return dirpath + "/pfa.otf" External Use 82

84 Backups Python Script measure_cache_performance.py (continued) # Create a configuration based on a stock scenario stockscenario = pfa_model.find( Data L1 Cache Miss") config = stockscenario.create_configuration() # Connect to CDDE. c = cdde.connect() # Get the CDDE peer p = c.peer # default to ccs port if not globals().has_key("ccs_port"): CCS_PORT = # Connect CDDE to the target ccs.connect_ccs(p.conn, processor_name, cc_configuration=cc_config, connectionname="pfa_connection", port=ccs_port) # In this sample we assume that the target application is up and ready. For example it booted via # uboot, or the debugger was used for target initialization and download. # If this did not happen, do this here... # Create the target. target = pfautils.create_target(processor_name) External Use 83

85 Backups Python Script measure_cache_performance.py (continued) # Connect to target using tcf. target.set_tcf(p) p.rc.suspend() # suspend the target # Configure the counters. This will write to core registers # which are only accessible when the target is suspended. target.apply(config) # Resume the target and start the counters. p.rc.resume() target.start_counters() # "Clear" the counters target.capture() # Generate an otf file workspace_path = "C:/dev/scenarioPyWorkspace" otf_filepath = get_otf_path(workspace_path) print("writing samples to Otf file...") print(otf_filepath) otf_writer = pfautils.open_otf_writer(otf_filepath, config) External Use 84

86 Backups Python Script measure_cache_performance.py (continued) # Make some measurements. for i in range(40): from time import sleep; sleep(0.1) otf_writer.add(target.capture()) otf_writer.close() print("sampling finished") # Get the samples that were collected otf_reader = pfautils.read_otf_file(otf_filepath) measurements = otf_reader.measurements # Get the "Results" report object from stockscenario reports = stockscenario.reports for report in reports: if report.name == "Results": results_report = report External Use 85

87 Backups Python Script measure_cache_performance.py (continued) # Print the results report to the report file. # Data is printed as comma-separated values report_file_path = "C:/dev/scenarioPyWorkspace/scenarioReport.out" report_file = open(report_file_path, 'w+') print("printing report to file...") print(report_file_path) results_report.print_report(config, measurements, out=report_file.write) report_file.close() print("done!!!") # When done with the target, cleanup the TCF connection and dispose the protocol p.conn.disconnect("pfa_connection") c.disconnect() External Use 86

88 Freescale Semiconductor, Inc. External Use

Introduction to Pre-Boot Loader Supported by QorIQ Processors

Introduction to Pre-Boot Loader Supported by QorIQ Processors Introduction to Pre-Boot Loader Supported by QorIQ Processors FTF-NET-F0152 Zhongcai Zhou Application Engineer A P R. 2 0 1 4 TM External Use Introduction What does Pre-Boot Loader (PBL) do? Device configuration

More information

QorIQ Optimization Suite (QOS) Packet Analysis Tool

QorIQ Optimization Suite (QOS) Packet Analysis Tool QorIQ Optimization Suite (QOS) Packet Analysis Tool FTF-SDS-F0004 Petru Lauric Dragos Badea A P R. 2 0 1 4 TM External Use Introduction Performance analysis and debug tool designed specifically for the

More information

On-Chip Debugging of Multicore Systems

On-Chip Debugging of Multicore Systems Nov 1, 2008 On-Chip Debugging of Multicore Systems PN115 Jeffrey Ho AP Technical Marketing, Networking Systems Division of Freescale Semiconductor, Inc. All other product or service names are the property

More information

Early Software Development Through Emulation for a Complex SoC

Early Software Development Through Emulation for a Complex SoC Early Software Development Through Emulation for a Complex SoC FTF-NET-F0204 Raghav U. Nayak Senior Validation Engineer A P R. 2 0 1 4 TM External Use Session Objectives After completing this session you

More information

Reference Manual , 01/2016. CodeWarrior Development Studio for Power Architecture Processors Targeting Manual

Reference Manual , 01/2016. CodeWarrior Development Studio for Power Architecture Processors Targeting Manual NXP Semiconductors Document Number: CWPADBGUG Reference Manual 10.5.1, 01/2016 CodeWarrior Development Studio for Power Architecture Processors Targeting Manual Contents Contents Chapter 1 Introduction...11

More information

Challenges for Next Generation Networking AMP Series

Challenges for Next Generation Networking AMP Series 21 June 2011 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, t he Energy Efficient Solutions logo, mobilegt, PowerQUICC, QorIQ, StarCore and Symphony are trademarks

More information

CodeWarrior Development Studio for QorIQ LS series - ARM V8 ISA, Tracing and Analysis User Guide

CodeWarrior Development Studio for QorIQ LS series - ARM V8 ISA, Tracing and Analysis User Guide NXP Semiconductors Document Number: CWARMv8TAUG Reference Manual Rev. 11.3.0, 12/2017 CodeWarrior Development Studio for QorIQ LS series - ARM V8 ISA, Tracing and Analysis User Guide Contents Contents

More information

An Intelligent NIC Design Xin Song

An Intelligent NIC Design Xin Song 2nd International Conference on Advances in Mechanical Engineering and Industrial Informatics (AMEII 2016) An Intelligent NIC Design Xin Song School of Electronic and Information Engineering Tianjin Vocational

More information

CodeWarrior Development Studio for QorIQ LS series - ARM V8 ISA, Tracing and Analysis User Guide

CodeWarrior Development Studio for QorIQ LS series - ARM V8 ISA, Tracing and Analysis User Guide NXP Semiconductors Document Number: CWARMv8TAUG Reference Manual Rev. 11.2.2, 10/2016 CodeWarrior Development Studio for QorIQ LS series - ARM V8 ISA, Tracing and Analysis User Guide Introduction About

More information

A Deep Dive on the QorIQ T1040 L2 Switch

A Deep Dive on the QorIQ T1040 L2 Switch A Deep Dive on the QorIQ T1040 L2 Switch FTF-NET-F0007 Suchit Lepcha Application Engineering Manager F e b. 2 1. 2 0 1 4 TM External Use Agenda Overview Switch Functions Software Conclusion External Use

More information

Freescale Semiconductor Inc. Vybrid DS-5 Getting Started Guide Rev 1.0

Freescale Semiconductor Inc. Vybrid DS-5 Getting Started Guide Rev 1.0 Freescale Semiconductor Inc. Vybrid DS-5 Getting Started Guide Rev 1.0 1 Introduction... 3 2 Download DS-5 from www.arm.com/ds5... 3 3 Open DS-5 and configure the workspace... 3 4 Import the Projects into

More information

QorIQ P4080 Software Development Kit

QorIQ P4080 Software Development Kit July 2009 QorIQ P4080 Software Development Kit Kelly Johnson Applications Engineering service names are the property of their respective owners. Freescale Semiconductor, Inc. 2009. QorIQ P4080 Software

More information

Tile Processor (TILEPro64)

Tile Processor (TILEPro64) Tile Processor Case Study of Contemporary Multicore Fall 2010 Agarwal 6.173 1 Tile Processor (TILEPro64) Performance # of cores On-chip cache (MB) Cache coherency Operations (16/32-bit BOPS) On chip bandwidth

More information

RESTRUCTURING DPDK DEVICE-DRIVER FRAMEWORK

RESTRUCTURING DPDK DEVICE-DRIVER FRAMEWORK RESTRUCTURING DPDK DEVICE-DRIVER FRAMEWORK Expanding DPDK to non-pci, non-virtual devices SHREYANSH JAIN, HEMANT AGRAWAL NXP 21/OCT/2016 About Me... An engineer with NXP s Digital Networking Software team

More information

CodeWarrior Development Studio for Power Architecture Processors Version 10.x Quick Start

CodeWarrior Development Studio for Power Architecture Processors Version 10.x Quick Start CodeWarrior Development Studio for Power Architecture Processors Version 10.x Quick Start SYSTEM REQUIREMENTS Hardware Operating System Intel Pentium 4 processor, 2 GHz or faster, Intel Xeon, Intel Core,

More information

Profiling Applications and Creating Accelerators

Profiling Applications and Creating Accelerators Introduction Program hot-spots that are compute-intensive may be good candidates for hardware acceleration, especially when it is possible to stream data between hardware and the CPU and memory and overlap

More information

Copyright 2014 Xilinx

Copyright 2014 Xilinx IP Integrator and Embedded System Design Flow Zynq Vivado 2014.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able

More information

SmartNICs: Giving Rise To Smarter Offload at The Edge and In The Data Center

SmartNICs: Giving Rise To Smarter Offload at The Edge and In The Data Center SmartNICs: Giving Rise To Smarter Offload at The Edge and In The Data Center Jeff Defilippi Senior Product Manager Arm #Arm Tech Symposia The Cloud to Edge Infrastructure Foundation for a World of 1T Intelligent

More information

Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C- Ware, the Energy Efficient Solutions logo, Kinetis,

Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C- Ware, the Energy Efficient Solutions logo, Kinetis, May 2013 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C- Ware, the Energy Efficient Solutions logo, Kinetis, mobilegt, PEG, PowerQUICC, Processor Expert, QorIQ,

More information

Performance Analysis with Hybrid Simulation

Performance Analysis with Hybrid Simulation 6 th November, 2008 Performance Analysis with Hybrid Simulation PN111 Matthew Liong System and Application Engineer, NMG owners. Freescale Semiconductor, Inc. 2008. r2 Overview Hybrid Modeling Overview

More information

Reference Manual , 01/2016. CodeWarrior for ARMv7 Tracing and Analysis User Guide

Reference Manual , 01/2016. CodeWarrior for ARMv7 Tracing and Analysis User Guide Freescale Semiconductor, Inc. Document Number: CW_ARMv7_Tracing_User_Guide Reference Manual 10.0.8, 01/2016 CodeWarrior for ARMv7 Tracing and Analysis User Guide Contents Contents Chapter 1 Introduction...5

More information

Learn How VortiQa Application Identification Software (AIS) Can Detect Encrypted Web Application Traffic Using Heuristic Logic and SSL Proxy

Learn How VortiQa Application Identification Software (AIS) Can Detect Encrypted Web Application Traffic Using Heuristic Logic and SSL Proxy Learn How VortiQa Application Identification Software (AIS) Can Detect Encrypted Web Application Traffic Using Heuristic Logic and SSL Proxy FTF-NET-F0017 Nageswara Rao A. V. K. A P R. 2 0 1 4 TM External

More information

Introduction to Integrated Flash Controller and a Comparison with Enhanced Local Bus Controller

Introduction to Integrated Flash Controller and a Comparison with Enhanced Local Bus Controller Introduction to Integrated Flash Controller and a Comparison with Enhanced Local Bus Controller FTF-NET-F0151 Ram Gudemaranahalli Applications Engineer A P R. 2 0 1 4 TM External Use Session Introduction

More information

CodeWarrior U-Boot Debugging

CodeWarrior U-Boot Debugging Freescale Semiconductor Application Note Document Number: AN4876 CodeWarrior U-Boot Debugging 1. Introduction This document describes the steps required for U-Boot debugging using the CodeWarrior IDE.

More information

AIOP Task Aware Debug

AIOP Task Aware Debug Freescale Semiconductor Document Number: AN5044 Application Note Rev. 05/2015 AIOP Task Aware Debug 1 Introduction This document describes the how to debug the AIOP tasks. It also describes the AIOP task

More information

IT Essentials v6.0 Windows 10 Software Labs

IT Essentials v6.0 Windows 10 Software Labs IT Essentials v6.0 Windows 10 Software Labs 5.2.1.7 Install Windows 10... 1 5.2.1.10 Check for Updates in Windows 10... 10 5.2.4.7 Create a Partition in Windows 10... 16 6.1.1.5 Task Manager in Windows

More information

Differences Between P4080 Rev. 2 and P4080 Rev. 3

Differences Between P4080 Rev. 2 and P4080 Rev. 3 Freescale Semiconductor Application Note Document Number: AN4584 Rev. 1, 08/2014 Differences Between P4080 Rev. 2 and P4080 Rev. 3 About this document This document describes the differences between P4080

More information

Design with the QorIQ T2081 and T1040 Processor Families

Design with the QorIQ T2081 and T1040 Processor Families Design with the QorIQ T2081 and T1040 Processor Families FTF-NET-F0140 Chun Chang Application Engineer A P R. 2 0 1 4 TM External Use Session Introduction This session is relevant for customers designing

More information

Eclipse-Based CodeWarrior Debugger

Eclipse-Based CodeWarrior Debugger July 14-16, 2009 Eclipse-Based CodeWarrior Debugger QorIQ Multicore Linux Kernel Debug Bogdan Irimia CodeWarrior Software Engineer Tool used to develop software running on Freescale Power Architecture

More information

Software Installation Guide for S32 Design Studio IDE (S32DS): FRDM-KEAZ128Q80 FRDM-KEAZ64Q64 FRDM-KEAZN32Q64

Software Installation Guide for S32 Design Studio IDE (S32DS): FRDM-KEAZ128Q80 FRDM-KEAZ64Q64 FRDM-KEAZN32Q64 Software Installation Guide for S32 Design Studio IDE (S32DS): FRDM-KEAZ128Q80 FRDM-KEAZ64Q64 FRDM-KEAZN32Q64 Ultra-Reliable MCUs for Industrial and Automotive www.freescale.com/frdm-kea External Use 0

More information

CodeWarrior Development Studio for StarCore DSP SC3900FP Architectures Quick Start for the Windows Edition

CodeWarrior Development Studio for StarCore DSP SC3900FP Architectures Quick Start for the Windows Edition CodeWarrior Development Studio for StarCore DSP SC3900FP Architectures Quick Start for the Windows Edition SYSTEM REQUIREMENTS Hardware Operating System Disk Space Intel Pentium 4 processor, 2 GHz or faster,

More information

S32R274RRUEVB AND S32R372RRSEVB SOFTWARE INTEGRATION GUIDE (SWIG)

S32R274RRUEVB AND S32R372RRSEVB SOFTWARE INTEGRATION GUIDE (SWIG) S32R274RRUEVB AND S32R372RRSEVB SOFTWARE INTEGRATION GUIDE (SWIG) Ultra-Reliable MCUs for Industrial and Automotive Applications www.nxp.com/s32ds S32 DESIGN STUDIO IDE FOR POWER ARCHITECTURE www.nxp.com/s32ds

More information

Introduction to Embedded System Design using Zynq

Introduction to Embedded System Design using Zynq Introduction to Embedded System Design using Zynq Zynq Vivado 2015.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able

More information

QorIQ T4 Family of Processors. Our highest performance processor family. freescale.com

QorIQ T4 Family of Processors. Our highest performance processor family. freescale.com of Processors Our highest performance processor family freescale.com Application Brochure QorIQ Communications Platform: Scalable Processing Performance Overview The QorIQ communications processors portfolio

More information

Designing with ALTERA SoC Hardware

Designing with ALTERA SoC Hardware Designing with ALTERA SoC Hardware Course Description This course provides all theoretical and practical know-how to design ALTERA SoC devices under Quartus II software. The course combines 60% theory

More information

QCVS Frame Distributor Wizard User Guide

QCVS Frame Distributor Wizard User Guide NXP Semiconductors Document Number: QCVS_FDW_User_Guide User's Guide Rev. 4.x, 02/2017 QCVS Frame Distributor Wizard User Guide Contents Contents Chapter 1 Frame Distributor Wizard...3 1.1 Introduction...

More information

Freescale QorIQ Program Overview

Freescale QorIQ Program Overview August, 2009 Freescale QorIQ Program Overview Multicore processing view Jeffrey Ho Technical Marketing service names are the property of their respective owners. Freescale Semiconductor, Inc. 2009. We

More information

Avnet Zynq Mini Module Plus Embedded Design

Avnet Zynq Mini Module Plus Embedded Design Avnet Zynq Mini Module Plus Embedded Design Version 1.0 May 2014 1 Introduction This document describes a Zynq standalone OS embedded design implemented and tested on the Avnet Zynq Mini Module Plus. 2

More information

Overview. ACE Appliance Device Manager Overview CHAPTER

Overview. ACE Appliance Device Manager Overview CHAPTER 1 CHAPTER This section contains the following: ACE Appliance Device Manager, page 1-1 Logging Into ACE Appliance Device Manager, page 1-3 Changing Your Account Password, page 1-4 ACE Appliance Device Manager

More information

Bare Metal User Guide

Bare Metal User Guide 2015.11.30 UG-01165 Subscribe Introduction This guide will provide examples of how to create and debug Bare Metal projects using the ARM DS-5 Altera Edition included in the Altera SoC Embedded Design Suite

More information

High-Performance, Highly Secure Networking for Industrial and IoT Applications

High-Performance, Highly Secure Networking for Industrial and IoT Applications High-Performance, Highly Secure Networking for Industrial and IoT Applications Table of Contents 2 Introduction 2 Communication Accelerators 3 Enterprise Network Lineage Features 5 Example applications

More information

Labs instructions for Enabling BeagleBone with TI SDK 5.x

Labs instructions for Enabling BeagleBone with TI SDK 5.x Labs instructions for Enabling BeagleBone with TI SDK 5.x 5V power supply µsd ethernet cable ethernet cable USB cable Throughout this document there will be commands spelled out to execute. Some are to

More information

Maximizing heterogeneous system performance with ARM interconnect and CCIX

Maximizing heterogeneous system performance with ARM interconnect and CCIX Maximizing heterogeneous system performance with ARM interconnect and CCIX Neil Parris, Director of product marketing Systems and software group, ARM Teratec June 2017 Intelligent flexible cloud to enable

More information

Collecting Linux Trace without using CodeWarrior

Collecting Linux Trace without using CodeWarrior Freescale Semiconductor Application Note Document Number: AN5001 Collecting Linux Trace without using CodeWarrior 1. Introduction This document guides you how to collect Linux trace directly from QDS or

More information

QCVS Frame Distributor Wizard User Guide

QCVS Frame Distributor Wizard User Guide QCVS Frame Distributor Wizard User Guide Document Number: QCVSFDWUG Rev. 4.3, 07/2015 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1 Frame Distributor Wizard 1.1 Introduction...5

More information

QorIQ Intelligent Network Interface Card (inic) Solution SDK v1.0 Update

QorIQ Intelligent Network Interface Card (inic) Solution SDK v1.0 Update QorIQ Intelligent Network Interface Card (inic) Solution SDK v1.0 Update APF-NET-T0658 Gary Chu A U G. 2 0 1 4 TM External Use The New Virtualized Network Cloud Cloud gaining momentum as the service platform

More information

Snapt Accelerator Manual

Snapt Accelerator Manual Snapt Accelerator Manual Version 2.0 pg. 1 Contents Chapter 1: Introduction... 3 Chapter 2: General Usage... 3 Accelerator Dashboard... 4 Standard Configuration Default Settings... 5 Standard Configuration

More information

CodeWarrior Development Studio for Power Architecture Processors Getting Started Guide

CodeWarrior Development Studio for Power Architecture Processors Getting Started Guide CodeWarrior Development Studio for Power Architecture Processors Getting Started Guide Document Number: CWPAGS Rev. 10.5.1, 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1

More information

FileCatalyst HotFolder Quickstart

FileCatalyst HotFolder Quickstart FileCatalyst HotFolder Quickstart Contents 1 Installation... 2 1.1 Verify Java Version... 2 1.2 Perform Installation... 3 1.2.1 Windows... 3 1.2.2 Mac OSX... 3 1.2.3 Linux, Solaris, *nix... 3 1.3 Enable

More information

Resource 2 Embedded computer and development environment

Resource 2 Embedded computer and development environment Resource 2 Embedded computer and development environment subsystem The development system is a powerful and convenient tool for embedded computing applications. As shown below, the development system consists

More information

Getting Started with FreeRTOS BSP for i.mx 7Dual

Getting Started with FreeRTOS BSP for i.mx 7Dual Freescale Semiconductor, Inc. Document Number: FRTOS7DGSUG User s Guide Rev. 0, 08/2015 Getting Started with FreeRTOS BSP for i.mx 7Dual 1 Overview The FreeRTOS BSP for i.mx 7Dual is a Software Development

More information

AndeSight. User Manual. Working with AndESLive. Version 1.0

AndeSight. User Manual. Working with AndESLive. Version 1.0 AndeSight User Manual Working with AndESLive Version 1.0 Table of Contents AndeSight User Manual PREFACE... 2 CHAPTER 1 INTRODUCTION AND OVERVIEW... 3 1.1 ANDESIGHT OVERVIEW... 4 1.2 IDE OVERVIEW... 4

More information

Heterogeneous multi-processing with Linux and the CMSIS-DSP library

Heterogeneous multi-processing with Linux and the CMSIS-DSP library Heterogeneous multi-processing with Linux and the CMSIS-DSP library DS-MDK Tutorial AN290, September 2016, V 1.1 Abstract This Application note shows how to use DS-MDK to debug a typical application running

More information

Lab 1: Improving performance by LAN Hardware Upgrade

Lab 1: Improving performance by LAN Hardware Upgrade Lab 1: Improving performance by LAN Hardware Upgrade Objective In this lab, OPNET s IT Guru Academic Edition advanced modeling software will be used to study performance improvements in LAN obtained by

More information

NetBrain Instant Trial Edition 5.2. Quick Start Workbook

NetBrain Instant Trial Edition 5.2. Quick Start Workbook NetBrain Instant Trial Edition 5.2 Quick Start Workbook NetBrain ITE 5.2 Quick Start Workbook Thank you for downloading NetBrain Instant Trial Edition (ITE). This workbook will help you make the most of

More information

Veloce2 the Enterprise Verification Platform. Simon Chen Emulation Business Development Director Mentor Graphics

Veloce2 the Enterprise Verification Platform. Simon Chen Emulation Business Development Director Mentor Graphics Veloce2 the Enterprise Verification Platform Simon Chen Emulation Business Development Director Mentor Graphics Agenda Emulation Use Modes Veloce Overview ARM case study Conclusion 2 Veloce Emulation Use

More information

NetBrain POC Walk-Through

NetBrain POC Walk-Through NetBrain POC Walk-Through For OE 4.1 Dynamic Documentation Visual Troubleshooting NetBrain Technologies, Inc. 2004-2013. All rights reserved +1.800.605.7964 support@netbraintech.com www.netbraintech.com

More information

QorIQ and QorIQ Qonverge Multicore SoCs and PowerQUICC Processors

QorIQ and QorIQ Qonverge Multicore SoCs and PowerQUICC Processors QorIQ and QorIQ Qonverge Multicore SoCs and QUICC Processors Selector Guide Designed for Performance. Built to Connect. freescale.com/qoriq Selector Guide Processor Selector Guide QorIQ Number Speed (MHz)

More information

Use Vivado to build an Embedded System

Use Vivado to build an Embedded System Introduction This lab guides you through the process of using Vivado to create a simple ARM Cortex-A9 based processor design targeting the ZedBoard development board. You will use Vivado to create the

More information

Freescale, the Freescale logo and CodeWarrior are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Xtrinsic is a trademark of

Freescale, the Freescale logo and CodeWarrior are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Xtrinsic is a trademark of Freescale, the Freescale logo and CodeWarrior are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Xtrinsic is a trademark of Freescale Semiconductor, Inc. All other product or service

More information

Profiling and Debugging OpenCL Applications with ARM Development Tools. October 2014

Profiling and Debugging OpenCL Applications with ARM Development Tools. October 2014 Profiling and Debugging OpenCL Applications with ARM Development Tools October 2014 1 Agenda 1. Introduction to GPU Compute 2. ARM Development Solutions 3. Mali GPU Architecture 4. Using ARM DS-5 Streamline

More information

EDGE COMPUTING & IOT MAKING IT SECURE AND MANAGEABLE FRANCK ROUX MARKETING MANAGER, NXP JUNE PUBLIC

EDGE COMPUTING & IOT MAKING IT SECURE AND MANAGEABLE FRANCK ROUX MARKETING MANAGER, NXP JUNE PUBLIC EDGE COMPUTING & IOT MAKING IT SECURE AND MANAGEABLE FRANCK ROUX MARKETING MANAGER, NXP JUNE 6 2018 PUBLIC PUBLIC 2 Key concerns with IoT.. PUBLIC 3 Why Edge Computing? CLOUD Too far away Expensive connectivity

More information

QCVS SerDes Tool User Guide

QCVS SerDes Tool User Guide NXP Semiconductors Document Number: QCVS_SerDes_User_Guide User's Guide Rev. 4.x, 05/2016 QCVS SerDes Tool User Guide Contents Contents Chapter 1 SerDes Configuration and Validation... 3 1.1 Introduction...

More information

This guide is used as an entry point into the Petalinux tool. This demo shows the following:

This guide is used as an entry point into the Petalinux tool. This demo shows the following: Petalinux Design Entry Guide. This guide is used as an entry point into the Petalinux tool. This demo shows the following: How to create a Linux Image for a Zc702 in Petalinux and boot from the SD card

More information

About the XenClient Enterprise Solution

About the XenClient Enterprise Solution About the XenClient Enterprise Solution About the XenClient Enterprise Solution About the XenClient Enterprise Solution XenClient Enterprise is a distributed desktop virtualization solution that makes

More information

Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews

Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models Jason Andrews Agenda System Performance Analysis IP Configuration System Creation Methodology: Create,

More information

TRACE32. Product Overview

TRACE32. Product Overview TRACE32 Product Overview Preprocessor Product Portfolio Lauterbach is the world s leading manufacturer of complete, modular microprocessor development tools with 35 years experience in the field of embedded

More information

Processor Expert Software RAppID Suite Overview

Processor Expert Software RAppID Suite Overview Processor Expert Software RAppID Suite Overview FTF-AUT-F0074 Sudhakar Srinivasa Senior Software Engineer A P R. 2 0 1 4 TM External Use Session Introduction This one hour session covers: Overview of Processor

More information

PC Touchpad Appliance

PC Touchpad Appliance October 2013 Networks strained by use of smarter, bandwidth-hungry devices need: Multicore platforms performing more intelligently and securely Low-power, low-cost, easy-to-use equipment Scalable platform

More information

Component Development Environment Getting Started Guide

Component Development Environment Getting Started Guide Component Development Environment Getting Started Guide Document Number: CDEGS Rev 02/2014 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1 Introduction 1.1 Overview...5 1.2

More information

MPC5748G-LCEVB SOFTWARE INTEGRATION GUIDE (SWIG) Ultra-Reliable MCUs for Industrial and Automotive Applications.

MPC5748G-LCEVB SOFTWARE INTEGRATION GUIDE (SWIG) Ultra-Reliable MCUs for Industrial and Automotive Applications. MPC5748G-LCEVB SOFTWARE INTEGRATION GUIDE (SWIG) Ultra-Reliable MCUs for Industrial and Automotive Applications www.nxp.com/mpc5748g-lcevb S32 DESIGN STUDIO IDE FOR POWER ARCHITECTURE www.nxp.com/s32ds

More information

Version /20/2012. User Manual. AP Manager II Lite Business Class Networking

Version /20/2012. User Manual. AP Manager II Lite Business Class Networking Version 1.0 12/20/2012 User Manual AP Manager II Lite Business Class Networking Table of Contents Table of Contents Product Overview... 1 Minimum System Requirements... 2 Access Point Requirements... 2

More information

user guide January 2006 CSR Cambridge Science Park Milton Road Cambridge CB4 0WH United Kingdom Registered in England

user guide January 2006 CSR Cambridge Science Park Milton Road Cambridge CB4 0WH United Kingdom Registered in England user guide January 2006 CSR Cambridge Science Park Milton Road Cambridge CB4 0WH United Kingdom Registered in England 4187346 Tel: +44 (0)1223 692000 Fax: +44 (0)1223 692001 www.csr.com Contents Contents

More information

Software Development Using Full System Simulation with Freescale QorIQ Communications Processors

Software Development Using Full System Simulation with Freescale QorIQ Communications Processors Patrick Keliher, Simics Field Application Engineer Software Development Using Full System Simulation with Freescale QorIQ Communications Processors 1 2013 Wind River. All Rights Reserved. Agenda Introduction

More information

An Introduction to the QorIQ Data Path Acceleration Architecture (DPAA) AN129

An Introduction to the QorIQ Data Path Acceleration Architecture (DPAA) AN129 July 14, 2009 An Introduction to the QorIQ Data Path Acceleration Architecture (DPAA) AN129 David Lapp Senior System Architect What is the Datapath Acceleration Architecture (DPAA)? The QorIQ DPAA is a

More information

IT INFRASTRUCTURE PROJECT PHASE II INSTRUCTIONS

IT INFRASTRUCTURE PROJECT PHASE II INSTRUCTIONS Prjoect Overview IT INFRASTRUCTURE PROJECT PHASE II INSTRUCTIONS Phase II of the project will pick up where the IT Infrastructure Project Phase I left off. In this project, you will see how a network administrator

More information

U-Boot and Linux Kernel Debug using CCSv5

U-Boot and Linux Kernel Debug using CCSv5 U-Boot and Linux Kernel Debug using CCSv5 In this session we will cover fundamentals necessary to use CCSv5 and a JTAG to debug a TI SDK-based U-Boot and Linux kernel on an EVM platform. LAB: http://processors.wiki.ti.com/index.php/sitara_linux_training:_uboot_linux_debu

More information

Lab 3a: Scheduling Tasks with uvision and RTX

Lab 3a: Scheduling Tasks with uvision and RTX COE718: Embedded Systems Design Lab 3a: Scheduling Tasks with uvision and RTX 1. Objectives The purpose of this lab is to lab is to introduce students to uvision and ARM Cortex-M3's various RTX based Real-Time

More information

10 Steps to Virtualization

10 Steps to Virtualization AN INTEL COMPANY 10 Steps to Virtualization WHEN IT MATTERS, IT RUNS ON WIND RIVER EXECUTIVE SUMMARY Virtualization the creation of multiple virtual machines (VMs) on a single piece of hardware, where

More information

Contents. About This Guide... 2 Audience... 2 Revision History... 2 Conventions... 3 Definitions, Acronyms, and Abbreviations... 3

Contents. About This Guide... 2 Audience... 2 Revision History... 2 Conventions... 3 Definitions, Acronyms, and Abbreviations... 3 Contents About This Guide................................. 2 Audience............................................. 2 Revision History....................................... 2 Conventions..........................................

More information

Development Studio 5 (DS-5)

Development Studio 5 (DS-5) Development Studio 5 (DS-5) Development Tools for ARM Linux Quick Start Guide TM The ARM Development Studio 5 (DS-5 ) is a complete suite of professional software development tools for ARM Linux-based

More information

file://c:\documents and Settings\degrysep\Local Settings\Temp\~hh607E.htm

file://c:\documents and Settings\degrysep\Local Settings\Temp\~hh607E.htm Page 1 of 18 Trace Tutorial Overview The objective of this tutorial is to acquaint you with the basic use of the Trace System software. The Trace System software includes the following: The Trace Control

More information

KeyStone II. CorePac Overview

KeyStone II. CorePac Overview KeyStone II ARM Cortex A15 CorePac Overview ARM A15 CorePac in KeyStone II Standard ARM Cortex A15 MPCore processor Cortex A15 MPCore version r2p2 Quad core, dual core, and single core variants 4096kB

More information

Converting Earlier Versions of CodeWarrior for StarCore DSPs Projects to Version

Converting Earlier Versions of CodeWarrior for StarCore DSPs Projects to Version Freescale Semiconductor Document Number: AN4253 Application Note Rev. 1, 01/2011 Converting Earlier Versions of CodeWarrior for StarCore DSPs Projects to Version 10.1.8 by DevTech Customer Engineering

More information

Visual Profiler. User Guide

Visual Profiler. User Guide Visual Profiler User Guide Version 3.0 Document No. 06-RM-1136 Revision: 4.B February 2008 Visual Profiler User Guide Table of contents Table of contents 1 Introduction................................................

More information

Installing and Configuring Xitron RIP Software and Ohio GT RIP Plug-In

Installing and Configuring Xitron RIP Software and Ohio GT RIP Plug-In TECHNICAL DOCUMENTATION Installing and Configuring Xitron RIP Software and Ohio GT RIP Plug-In For Xitron Navigator RIP version 10.1r2 and Windows 10 Introduction This document gives instructions for installing

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip 1 Objectives NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems This lab has been constructed to introduce the development of dedicated embedded system based

More information

IT INFRASTRUCTURE PROJECT PHASE I INSTRUCTIONS

IT INFRASTRUCTURE PROJECT PHASE I INSTRUCTIONS Project Overview IT INFRASTRUCTURE PROJECT PHASE I INSTRUCTIONS This project along with the Phase II IT Infrastructure Project will help you understand how a network administrator improves network performance

More information

FPGA Adaptive Software Debug and Performance Analysis

FPGA Adaptive Software Debug and Performance Analysis white paper Intel Adaptive Software Debug and Performance Analysis Authors Javier Orensanz Director of Product Management, System Design Division ARM Stefano Zammattio Product Manager Intel Corporation

More information

The QorIQ portfolio The markets we address and the trends there

The QorIQ portfolio The markets we address and the trends there November 2013 Freescale in Networking The QorIQ portfolio The markets we address and the trends there Product portfolio update what is new Portfolio review: C29x High Performance Tier Mid Performance Tier

More information

Release Notes. S32 Design Studio for ARM v1.1

Release Notes. S32 Design Studio for ARM v1.1 Release Notes S32 Design Studio for ARM v1.1 TABLE OF CONTENTS 1 Release description... 2 1.1 Release content... 2 2 What s New... 2 2.1 New device support... 2 2.2 New features... 2 3 System Requirements...

More information

Estimating Accelerator Performance and Events

Estimating Accelerator Performance and Events Lab Workbook Estimating Accelerator Performance and Events Tracing Estimating Accelerator Performance and Events Tracing Introduction This lab guides you through the steps involved in estimating the expected

More information

Leverage Vybrid's asymmetrical multicore architecture for real-time applications by Stefan Agner

Leverage Vybrid's asymmetrical multicore architecture for real-time applications by Stefan Agner Leverage Vybrid's asymmetrical multicore architecture for real-time applications 2014 by Stefan Agner Vybrid Family of ARM processors suitable for embedded devices VF3XX Single core no DDR VF5XX Single

More information

ARM. Streamline. Performance Analyzer. Using ARM Streamline. Copyright 2010 ARM Limited. All rights reserved. ARM DUI 0482A (ID100210)

ARM. Streamline. Performance Analyzer. Using ARM Streamline. Copyright 2010 ARM Limited. All rights reserved. ARM DUI 0482A (ID100210) ARM Streamline Performance Analyzer Using ARM Streamline Copyright 2010 ARM Limited. All rights reserved. ARM DUI 0482A () ARM Streamline Performance Analyzer Using ARM Streamline Copyright 2010 ARM Limited.

More information

NetBrain for Beginners v6.1 Workbook

NetBrain for Beginners v6.1 Workbook NetBrain for Beginners v6.1 Workbook Dynamic Mapping Visual Troubleshooting Discovery of Your Network NetBrain Technologies, Inc. 2004-2016. All rights reserved +1.800.605.7964 support@netbraintech.com

More information

Create Templates To Automate Device Configuration Changes

Create Templates To Automate Device Configuration Changes Create Templates To Automate Device Configuration Changes See Configure Devices for information on how to configure your devices using out-of-the-box configuration templates that are supplied with Cisco

More information

Introduction to Zynq

Introduction to Zynq Introduction to Zynq Lab 2 PS Config Part 1 Hello World October 2012 Version 02 Copyright 2012 Avnet Inc. All rights reserved Table of Contents Table of Contents... 2 Lab 2 Objectives... 3 Experiment 1:

More information

ChipScope Inserter flow. To see the Chipscope added from XPS flow, please skip to page 21. For ChipScope within Planahead, please skip to page 23.

ChipScope Inserter flow. To see the Chipscope added from XPS flow, please skip to page 21. For ChipScope within Planahead, please skip to page 23. In this demo, we will be using the Chipscope using three different flows to debug the programmable logic on Zynq. The Chipscope inserter will be set up to trigger on a bus transaction. This bus transaction

More information

Simplifying the Development and Debug of 8572-Based SMP Embedded Systems. Wind River Workbench Development Tools

Simplifying the Development and Debug of 8572-Based SMP Embedded Systems. Wind River Workbench Development Tools Simplifying the Development and Debug of 8572-Based SMP Embedded Systems Wind River Workbench Development Tools Agenda Introducing multicore systems Debugging challenges of multicore systems Development

More information

RAD55xx Platform SoC. Dean Saridakis, Richard Berger, Joseph Marshall *** *** *** *** *** *** *** photo courtesy of NASA

RAD55xx Platform SoC. Dean Saridakis, Richard Berger, Joseph Marshall *** *** *** *** *** *** *** photo courtesy of NASA 1 RAD55xx Platform SoC Dean Saridakis, Richard Berger, Joseph Marshall *** *** *** *** *** *** *** photo courtesy of NASA 2 Agenda RAD55xx Platform SoC Introduction Processor Core / RAD750 Processor Heritage

More information