SIMATIC S5. S5-115U Programmable Controller CPU 941/942/943/944. Reference Guide. Order No. 6ES LA21

Size: px
Start display at page:

Download "SIMATIC S5. S5-115U Programmable Controller CPU 941/942/943/944. Reference Guide. Order No. 6ES LA21"

Transcription

1 SIMAI S S-U Programmable ontroller 9/9/9/9 Reference Guide Order No. ES 99-A

2 Index Page Explanations of the s ist Explanations of the Operands Basic s Boolean ogic s Set/Reset s oad s ransfer s imer s ounter s Arithmetic s omparison s Block all s Return s No s Stop s Display Generation s Supplementary s Boolean ogic s Bit s Set/Reset s imer and ounter s oad and ransfer s onversion s Shift s Jump s Other s System s Set s oad and ransfer s Jump s Arithmetic s Other s Machine ode isting Alphabetical Index of s Integral Blocks Integral Organization Blocks Integral unction Blocks Integral Data Block Evaluation of and

3 Explanation of the s ist Abbreviation Explanation AUM Accumulator (When accumulator is loaded, any existing contents are shifted into accumulator.) AUM Accumulator / ondition code /ondition code S ormal operand AD OV PII PIQ RO RO reloaded? Y N SEP control system flowchart method of representation Expression with a maximum of characters. he first character must be a letter of the alphabet. SEP ladder diagram method of represent. Overflow. his condition code bit is set if, e.g., a numerical range is exceeded during arithmetic operations. Process image input Process image output Result of logic operation he RO does not change. he RO cannot be combined any further. When the next binary operation takes place (but not assignment operation), the RO is reloaded. Depending on whether the operation affects the RO, the RO is combined further or left unchanged according to the operation and the status of the bit that was scanned. RO Y dependent? Y / N he statement is executed only if the RO is. he statement is executed only on positive/negative edge change of the RO. he statement is always executed. RO affected? S Y/N he RO is affected/not affected by the operation. SEP statement list method of represent.

4 Explanation of the Operands Abb. Explanation Permissible operand value range for BN D Byte constant (fixed-point no.) ounter - for the bit test and set operations (system operations) Data word ( bit) - for load operations (supplementary operations) and transfer operations (system operations) - for bit test and set operations (system operations) - to+ to. to.. to. DB Data block to D DR Data word (left byte) Data word (right byte) to to DW Data word to lag. to. B unction block to W lag word to Y lag byte to I Input. to.. to.

5 Abb. Explanation Permissible operand value range for IB Input byte to to IW Input word to to KB onstant ( byte) to K K KH KM KS onstant (count) onstant (fixedpoint number) onstant (hexadecimal code) onstant (-byte bit pattern) onstant ( characters) to to + to arbitrary bit pattern ( bit) any two alphanumeric characters K onstant (time). to 999. KY onstant ( bytes) to (per byte) OB Organization block to PB Program block (with block call and return operations) to PB/ PY Peripheral byte - Digital inputs - Analog inputs - Digital outputs - Analog outputs to to to to to to to to See page for an overview of the organization blocks and their function PY in the case of S-DOS programmers

6 Abb. Explanation Permissible operand value range for PW Peripheral word - Digital inputs - Analog inputs - Digital outputs - Analog outputs to to to to to to to to Q Output. to.. to. QB Output byte to to QW Output word to to RS System data range - for load operations (supplementary operations) and transfer operations (system operations) - for bit test and set operations (system operations) to. to. SB Sequence block to imer - for the bit test and set operations (system operations) to. to.

7 Note regarding execution times Please note that, on account of the processor architecture, the execution times quoted for the following list of operations should be treated as approximate values. Depending on the type of installed, the operations are executed in the standard processor or in the SEP coprocessor. In the case of a switch from direct execution in the coprocessor to execution in the standard processor, the pure processing time is incremented by the time required for switching. hese switchover times are included in the specified execution times.

8 Basic s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction Boolean ogic s A I, Q,,, N Y N,,,, AN I, Q,,, N Y N,,,, O I, Q,,, N Y N,,,, ON I, Q,,, N Y N,,,, Scan operand for and combine with RO through logic AND. Scan operand for and combine with RO through logic AND. Scan operand for and combine with RO through logic OR. Scan operand for and combine with RO through logic OR. O N Y Y,,,, ombine AND operations through logic OR. A( N Y Y,,,, O( N Y Y,,,, ) N Y N,,,, ombine expressions enclosed in parentheses through logic AND ( levels). ombine expressions enclosed in parentheses through logic OR ( levels). lose parenthesis (conclusion of a parenthetical expression). Set/Reset s S I, Q, Y N Y,,,, Set operand to. R I, Q, Y N Y,,,, Reset operand to. = I, Q, Y N Y,,,, Assign value of RO to operand.

9 Basic s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction oad s IB N N N,,,, oad an input byte from the PII into AUM. QB N N N,,,, oad an output byte from the PIQ into AUM. IW N N N,,,, oad input word from the PII into AUM : byte n AUM (bits -); byte n+ AUM (bits -). QW N N N,,,, oad an output word from the PIQ into AUM : byte n AUM (bits - ); byte n+ AUM (bits - ). PB/PY N N N 9* 9* 9* * oad an input byte from the digital/analog input modules into AUM. PW N N N * * *,** oad a peripheral word from the digital/analog inputs into AUM : byte n AUM (bits - ); byte n+ AUM (bits - ). Y N N N,,,, oad a flag byte into AUM. W N N N,,,, D N N N,,,, oad a flag word into AUM : byte n AUM (bits - ); byte n+ AUM (bits - ). oad a data word (left-hand byte) of the current data block into AUM. PY in the case of S-DOS programmers * + ready delay time of the referenced I/O modules (digital I/O: µs/byte, analog I/O: µs/byte) ** + x ready delay time of the referenced I/O modules

10 Basic s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction oad s (cont.) DR N N N,,,, oad a data word (right-hand byte) of the current data block into AUM. DW N N N,9,9 oad a data word of the current data block into AUM : byte n AUM (bits - ); byte n+ AUM (bits - ). KB N N N,,,, oad a constant (-byte number) into AUM. KS N N N,,,, oad a constant ( characters in ASII format) into AUM. K N N N,,,, oad a constant (fixed-point number) into AUM. KH N N N,,,, oad a constant (hexadecimal code) into AUM. KM N N N,,,, oad a constant (bit pattern) into AUM. KY N N N,,,, oad a constant (bit pattern) into AUM. K N N N,,,, oad a constant (count in BD) into AUM. K N N N,,,, oad a constant (count in BD) into AUM., N N N,,,, oad a time or count (in binary code) into AUM.

11 Basic s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction oad s (cont.), N N N,,,, oad times or counts (in BD) into AUM. ransfer s IB N N N,,,, QB N N N,,,, ransfer the contents of AUM to an input byte (into the PII). ransfer the contents of AUM to an output byte (into the PIQ). IW N N N,,,, ransfer the contents of AUM to an input word (into the PII): AUM (bits - ) byte n; AUM (bits - ) byte n+. QW N N N,,,, ransfer the contents of AUM to an output word (into the PIQ): AUM (bits - ) byte n; AUM (bits - ) byte n+. PB/PY N N N * * *,9* ransfer the contents of AUM to an I/O byte of the digital output modules with updating of the PIQ or analog output modules. PW N N N * * *,** ransfer the contents of AUM to an I/O byte of the digital output modules with updating of the PIQ or the analog output modules. PY in the case of S-DOS programmers * + ready delay time of the referenced I/O modules (digital I/O: µs/byte, analog I/O: µs/byte) ** + ready delay time of the referenced I/O modules

12 Basic s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction ransfer s (cont.) Y N N N,,,, ransfer the contents of AUM to a flag byte. W N N N,,,, ransfer the contents of AUM to a flag word (into the PIQ): AUM (bits - ) byte n; AUM (bits - ) byte n+. D N N N,,,, DR N N N,,,, ransfer the contents of AUM to a data word (left-hand byte). ransfer the contents of AUM to a data word (right-hand byte). DW N N N,,,, ransfer the contents of AUM to a data word. imer s SP Y N Y,,,9,9 SE Y N Y,,,9,9 SR Y N Y,,,9,9 SS Y N Y,,,9,9 Start a timer (stored in AUM ) as signalcontracting pulse on the leading edge of the RO. Start a timer (stored in AUM ) as extended pulse (signal contracting and stretching) on the leading edge of the RO. Start an on-delay timer (stored in AUM ) on the leading edge of the RO. Start a stored on-delay timer (stored in AUM ) on the leading edge of the RO.

13 Basic s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction imer s (cont.) SA Y N Y,,,9,9 Start an off-delay timer (stored in AUM ) on the trailing edge of the RO. R Y N Y,,,9,9 Reset a timer if RO=. ounter s U Y N Y,,,9,9 ounter counts up on the leading edge of the RO. D Y N Y,,,9,9 ounter counts down on leading edge of the RO. S Y N Y,,,9,9 Set counter if RO=. R Y N Y,,,9,9 Reset counter if RO=. Arithmetic s + N N N,,,, - N N N,,,, Add two fixed-point numbers: AUM + AUM. Result evaluation via / /OV Subtract two fixed-point numbers: AUM - AUM. Result evaluation via / /OV omparison s!= N Y N,,,, ompare two fixed-point numbers for equal to. If AUM =AUM, the RO is. / are affected.

14 Basic s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction omparison s (cont.) >< N Y N,,,, ompare two fixed-point numbers for not equal to. If AUM AUM, the RO is. / are affected. > N Y N,,,, ompare two fixed-point numbers for greater than. If AUM >AUM, the RO is. / are affected. >= N Y N,,,, ompare two fixed-point numbers for greater than or equal to. If AUM AUM, the RO is. / are affected. < N Y N,,,, ompare two fixed-point numbers for less than. If AUM <AUM, the RO is. / are affected. <= N Y N,,,, ompare two fixed-point numbers for less than or equal to. If AUM AUM, the RO is. / are affected. Block all s JU OB N N Y,,,, Jump unconditionally to an organization block. JU PB N N Y,,,, Jump unconditionally to a program block. JU B N N Y,,,, Jump unconditionally to a function block.

15 Basic s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction Block all s (cont.) JU SB N N Y,,,, Jump unconditionally to a sequence block. J OB Y Y Y,,,,,,9,,9 Jump conditionallly to an organization block. ime applies for RO=/RO= J PB Y Y Y,,,,,,9,,9 Jump conditionally to a program block. ime applies for RO=/RO= J B Y Y Y,,,,,,9,,9 Jump conditionally to a function block. ime applies for RO=/RO= J SB Y Y Y,,,,,,9,,9 Jump conditionally to a sequence block. ime applies for RO=/RO= A DB N N N,,,, all a data block. E DB N N N Generate a data block. he number of data words in the block must be stored in AUM. Return s BE N N Y,, Block end (termination of a block) BE Y Y Y,,,,9,,9 Block end, conditional ime applies for RO=/RO= BEU N N Y,, Block end, unconditional RO is set to

16 Basic s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction No s NOP N N N,,,, No operation (all bits reset) NOP N N N,,,, No operation (all bits set) Stop SP N N N Stop: scanning cycle is still completed. Error ID SS is set in the ISAK. Display Generation s BD N N N,,,, Display generation operation for the programmer: carriage return generates blank line. BD N N N,,,, Display generation operation for the programmer: switch over to statement list (S). BD N N N,,,, Display generation operation for the programmer: switch over to control system flowchart (S). BD N N N,,,, Display generation operation for the programmer: switch over to ladder diagram (AD). BD N N N,,,, Display generation operation for the programmer: segment termination.

17 Supplementary s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction Boolean ogic s A= ormal oper. I, Q,,, N Y N * * *,* AND operation: scan formal operand for. (Data type: BI) AN= ormal oper. I, Q,,, N Y N * * *,* AND operation: scan formal operand for. (Data type: BI) O= ormal oper. I, Q,,, N Y N * * *,* OR operation: scan formal operand for. (Data type: BI) ON= ormal oper. I, Q,,, N Y N * * *,* OR operation: scan formal operand for. (Data type: BI) AW N N N,,,, ombine contents of AUM and AUM through logic AND (word operation). Result is stored in AUM. / are affected. OW N N N,,,, ombine contents of AUM and AUM through logic OR (word operation). Result is stored in AUM. / are affected. XOW N N N,,,, ombine contents of AUM and AUM through EXUSIVE OR (word operation). Result is stored in AUM. / are affected. Bit s B, N Y N est a timer or counter word bit for. * plus execution time of the substituted operation

18 Supplementary s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operanden RO depend. ypical RO affected Execution ime RO reloaded in µsec unction Bit s (cont.) B D N Y N est a data word bit for. B RS N Y N est a data word bit in the system data range for. BN, N Y N est a timer or counter word bit for. BN D N Y N est a data word bit for. BN RS N Y N est a data word bit in the system data range for. SU, N N Y Set a timer or counter word bit unconditionally. SU D N N Y Set a data word bit unconditionally. RU, N N Y Reset a timer or counter word bit unconditionally. RU D N N Y Reset a data word bit unconditionally. Set/Reset s S= ormal oper. E, A, M Y N Y * * *,* Set a formal operand, (with RO =). (Data type: BI) RB= ormal oper. E, A, M Y N Y * * *,* Reset a formal operand, (with RO =). (Data type: BI) * plus execution time of the substituted operation

19 Supplementary s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction Set/Reset s (cont.) RD= ormal oper., Y N Y * * *,* Reset a formal operand (digital), (with RO =). == ormal oper. I, Q, Y N Y * * *,* Assign the value of the RO is assigned to the status of the formal operand. (Data type: BI) imer and ounter s R, Y N Y,,,,9 Enable a timer/counter for cold restart. If RO=, - 'R ' restarts the timer - 'R ' sets, decrements, or increments the counter R= ormal oper., Y N Y * * *,* Enable formal operand (timer/counter) for cold restart (for detailed description, see R operation). SP= ormal oper. Y N Y * * *,* Start a timer (formal operand) as pulse with the value stored in AUM. SR= ormal oper. Y N Y * * *,* Start an on-delay timer (formal operand) with the value stored in AUM. SE= ormal oper., Y N Y * * *,* Start a timer (formal operand) as extended pulse with the value stored in AUM, or set a counter (formal operand) with the next indicated count value. * plus execution time of the substituted operation

20 Supplementary s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction imer and ounter s (cont.) SSU= ormal oper., Y N Y * * *,* Start a stored on-delay timer (formal operand) with the value stored in AUM, or increment a counter (formal operand). SD= ormal oper., Y Y N Y * * *,* Start an off-delay timer ( ) (formal operand) with the value stored in AUM, or decrement a counter ( ) (formal operand). oad and ransfer s = ormal oper. I, Q,,, N N N * * *,* oad the value of the formal operand into AUM (Data type: BY, W; additional actual operands: D, DR, DW). RS N N N oad a word from the system data range into AUM. = ormal oper., N N N * * *,* oad the value of the formal operand in BD code into AUM. W= ormal oper. I, Q,,, N N N * * *,* oad a formal operand bit pattern into AUM (Parameter type: D; data type: K, K, KH, KM, KS, K, KY). = ormal oper. I, Q, N N N * * *,* ransfer the contents of AUM to the formal operand (Data type: BY, W; additional actual operands: D, DR, DW). * plus execution time of the substituted operation

21 Supplementary s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction onversion s W N N N,,,, orm the one's complement of AUM. SW N N N,,,, orm the two's complement of AUM. / and OV are affected. Shift s SW Parameter n=... N N N,,,, Shift the contents of AUM to the left by the value specified in the parameter. Unassigned positions are padded with zeros. / are affected. SRW Parameter n=... N N N,,,, Shift the contents of AUM to the right by the value specified in the parameter. Unassigned positions are padded with zeros. / are affected. Jump s JU= Symb. address max. charact. N N N,,,, Jump unconditionally to the symbolic address. J= Symb. address max. charact. Y Y Y,,,, Jump conditionally to the symbolic address. (If the RO is, it is set to ). JZ= Symb. address max. charact. N N N,,,, Jump if the result is zero. he jump is made only if = and =. he RO is not changed. RO is set to.

22 Supplementary s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction Jump s (cont.) JN= Symb. address max. charact. N N N,,,, Jump if the result is not zero. he jump is made only if. he RO is not changed. JP= Symb. address max. charact. N N N,,,, Jump if the result>. he jump is made only if = und =. he RO is not changed. JM= Symb. address max. charact. N N N,,,, Jump if the result <. he jump is made only if = and =. he RO is not changed. JO= Symb. address max. charact. N N N,,,, Jump on overflow. he jump is made only if the OVEROW bit is set. he RO is not changed. Other s IA N N N RA N N N D N N N,,,9,9 I N N N,,,9,9 Disable interrupt. Input/output interrupt or timer OB processing is disabled. Enable interrupt. his operation cancels the effect of IA. Decrement the low byte (bits to ) of AUM by the value n (n= to ). Increment the low byte (bits to ) of AUM by the value n (n= to ).

23 Supplementary s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction Other s (cont.) DO= ormal oper. I, Q,,, N N N * * *,* Process a block. (Only DB, JU PB, JU B, JU SB and JU OB can be substituted). DO DW** N N N * * *,* Process data word. he next operation is combined through logic OR with the parameter specified in the data word and executed **. DO W** N N N * * *,* Process flag word. he next operation is combined through logic OR with the parameter specified in the flag word and executed **. * plus execution time of the substituted operation ** Permissible operations: A, AN, O, ON;,, ; S, R, =; JU, J, JZ, JN, JP, JM, JO, SW, SRW; R, R, S,SR, SP, SS, SE ; D, I; R, R, S, R, U ; DB; RS, NB

24 System s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction Set s SU RS N N Y Set bit in system data range unconditionally. RU RS N N Y Reset bit in system data range unconditionally. oad and ransfer Oprations IR ( AUM ) ( AUM ) N N N * * *,** oad the contents of a memory word (addressed by AUM ) indirectly into the register (: AUM ; : AUM ) IR ( AUM ) ( AUM ) N N N * * *,** ransfer the contents of the accumulator indirectly to the memory word (addressed by AUM ) (: AUM ; : AUM ) DI A ( AUM ) A ( AUM ) N N N oad the contents of a memory word (addressed by AUM ) indirectly into AUM or AUM (A=AUM, A=AUM ) DI A ( AUM ) A ( AUM ) N N N ransfer the register contents indirectly into the memory word (addressed by AUM ) (A=AUMW, A=AUM ) NB Parameter n=... N N N * + n * + n * + n *,9+ n(, +*) ransfer a block byte by byte (number of bytes to ). End address source: AUM End address target: AUM In the case of 9 access to memory bank In the case of 9 access to memory bank * When accessing the I/O area, the relevant timeouts for each byte access must be added. ** + ready delay time of the referenced I/O modules

25 System s for organization blocks (OB) for program blocks (PB) for function blocks (B) for sequence blocks (SB) (S) Permissible Operands RO depend. ypical RO affected Execution ime RO reloaded in µsec unction oad and ransfer Oprations (cont.) RS N N N ransfer a word to the system data range. Jump JUR N N N Jump randomly within a function block (jump displacement: - to+). Arithmetic s ADD B N N N Add byte constant (fixed point) to AUM. ADD K N N N Add fixed-point constant (word) to AUM. Other s DI ormal oper. I, Q,,, N N N * * * * Process via a formal operand (indirectly). he number of the formal operand is in AUM. SS N N N Stop operation. Program processing is interrupted immediately after this operation. AK N N N Swap the contents of AUM and AUM. * plus execution time of the substituted operation

26 Machine ode isting Explanation of the Indices a + byte address b + bit address c + parameter address d + timer number e + constant f + block number g + word address h + number of shifts i + relative jump address k + register address l + block length in bytes m + jump displacement ( bits) n + value o + counter number Machine ode B B B B Operand R R R R NOP W d d l l NB d d R BE c c R= c c A= IA RA 9 SW A a a Y B a a Y d d D i i JO=

27 Machine ode B B B B Operand R R R R E c c = c c O= BD BD BD BD BD n n I a a W a a W d d S i i JP= c c SD= c c S= 9 n n D d d SE D f f J B E c c SE= c c == f f DB > < ><!= A >=

28 Machine ode B B B B Operand R R R R <= g g D g g D d d SR i i JM= c c SR= c c AN= e e KB A g g DR B g g DR g d SS D i i JU= E c c SSU= c c ON= e e e e K e e e e K e e e e K e e e e KS e e e e KY e e e e KH e e e e KM g g DW g g DW d d SP i i JN= c c SP=

29 Machine ode B B B B Operand R R R R c c RB= d d R D f f JU B E c c RD= c c W= k IR AW o o o o R i i JZ= c c = k IR 9 OW A a a IB A a a QB B a a IB B a a QB o o D f f J OB E g g DO W e e ADD B XOW a a IW a a QW a a IW a a QW

30 Maschinen-ode B B B B Operand R R R R o o D f f J PB e e e e ADD K 9 - o o S D f f J SB h h SW g g RS g g RS BE BEU c c = B DI A DI A B DI A DI A 9 h h SRW o o U D f f JU OB E g g DO DW SS AK SP B m m JRA m m o o B o o BN

31 Machine ode B B B B Operand R R R R o o SU o o RU d d B d d BN d d SU d d RU b g g B D b g g BN D b g g SU D b g g RU D b g g B RS b g g BN RS b g g SU RS b g g RU RS a a PB/PY* a a PB/PY* f f JU PB c c DO= f f G DB 9 + A a a PW B a a PW o o R D f f JU SB E DI * PY in the case of S-DOS programmers

32 Machine ode B B B B Operand R R R R b a a A b a a O 9 b a a S 9 b a a = A b a a AN A b a a ON B b a a R B o o A B 9 o o O B A A( B B O( B o o AN B D o o ON B ) b a a A I b a a A Q b a a O I b a a O Q D b a a S I D b a a S Q D b a a = I D b a a = Q E b a a AN I E b a a AN Q E b a a ON I

33 Machine ode B B B B Operand R R R R E b a a ON Q b a a R I b a a R Q d d A 9 d d O A i i J= B O d d AN D d d ON NOP

34 Alphabetical Index of s Page Page A,, 9 A(, A=, ADD,, AN,, 9 AN=, AW, BE, BE, BEU, BD, BD, BD, BD, BD,, D, W, SW, U, D, DI, DO,, DO=, R,, R=, G, I, IA, IRA, J,,, J=, 9 JM=, JN=, JO=, JP=, JU,, - JU=,, JZ=,,,, - =,,, =, DI, IR, W=, NOP, NOP, 9

35 Page Page O,,, 9 O(, O=, ON,,, 9 ON=, OW, R,, -9 RA, RB=, RD=, RU,, S,,,, S=, SE, SE=, S, SD=, SW, SP, SP=, SR, SR=, SRW, SS, SSU=, SP, SS, SU,,,,, - =, AK, B,,, BN,, DI, IR, NB, XOW, ), =, ==, +, -,!=, >, >=, ><, <, <=,

36 Integral Blocks Intregral Organization Blocks You must programm the OB. he operating system calls up the OB. OB-No. unction OB integrated in OB yclic program scanning OB available Interrupt-driven program scanning with priorities A, B,, D OB Interrupt A: Digital input module - and IP generate interrupt OB Interrupt B: IP generates interrupt OB Interrupt : IP generates interrupt OB Interrupt D: IP generates interrupt OB Interrupt generated by internal timers OB OB ime-controlled program scanning (variable in each case: msec. to min.) OB OB

37 Integral Organization Blocks You must programm the OB. he operating system calls up the OB. OB-No. unction OB integrated in ontrolling restart characteristics OB Manual switch on OB ime-out during update of process image and interproc. communic. flags OB available OB Substitution error OB ransfer errors in DB or with GDB operation OB Battery failure OB Automatic switch on when power is restored Handling programming errors and P faults OB9 When a bl. is called which has not been loaded. OB ime-out during individual access to the S bus (e.g. IR)

38 Integral Organization Blocks he OB is already programmed. You must call up the OB. OB-No. unction OB integrated in OBs which offer operating functions OB Scan time triggering OB available OB Programmable time loop OB PID algorithm OB Read in process I/O image OB Output process I/O image

39 Integral unction Blocks B-No. unction B integrated in B B9 B ompress P memory Delete block -tetrad BD code converter B available B -bit fixed-point converter B -bit binary multiplier B -bit binary divider B Send data B Receive data B etch data B Monitor job processing B Delete job B9 Initialize interface B Read analog value B Output analog value

40 Integral Data Block Parameter Argument Meaning Block Identifier: S: SINE SN SM RM BR BS PGN p DBxDWy or MBy p Save-Number (p= to ; p= to in the case of 9/9 with interfaces) Position of the Send Mailbox (start of SM) Position of the Receive Mailbox (start of RM) Position of the oordination Byte Receive Position of the oordination Byte Send (x= to ; y= to ) PG bus Number (p= to ) Note: BS and BR are in a flag byte or in the high-order byte of the specified data word (D)! Block Identifier: SDP: System-Dependent-Parameters WD RDY R R R PRO PIO PII PRIO p r Y/N Y/N Y/N Y/N Y/N Y/N s WatchDog (scan time monitoring) can be set in milliseconds but only in steps of msec. (p= to ) RunDeaY restart delay after POWER ON in msec. (r= to ) Note: RDY only becomes effective in case of backup oper.: in case of EPROM oper., the setting is fixed at ms! Residentimers (if Y, all timers are retentive, if N, only the first half are retentive) Resident ounters (if Y, all counters are retentive, if N, only the first half are retentive) Resident lags (if Y, all flags are retentive, if N, only the first half are retentive) PROection activate software protection? (input/output of program no longer possible) Process Image Output disable output of process image? Process Image Input disable read in of process image? OB PRIOrity (the following is the descending order of priority:) s= OB, OB to, OB to s= OB to, OB, OB to ) (OBs to cannot be interrupted!) N=no Y=yes Block Identifier: B: imer-unction Block OB OB OB OB p p p p Interval (msec.) during which OB to is called and processed (p= to (programmable in -msec. intervals) Additionally, set switch for Default/Overall Reset on the control panel of the to RE

41 Integral Data Block Parameter Argument Meaning Block Identifier: PB: Placement of B SB p q Substitute B Replace number p of the integral B p (OMPR or DEEE) with the number q p =, 9 q= to 9, to Block Identifier: P: lock Parameters (only in the case of 9/9 with two interfaces) K SW SE IS OHS OHE SP SAV DBxDWy or MBy DBxDWy or MBy wd dd.mm.yy hh:mm:ss AM/PM wd dd.mm. hh:mm:ss AM/PM hhhhhh:mn:ss Y/N Y/N Y/N P ock Data start of clock data area Satus Word Position of the status word Set clock time, date imer Interrupt Set Hour counter Set Hour counter Enable SOP Update clock in SOP state SAVe Save clock time after last RUN SOP or POWER O orrection actor Enter correction factor wd = to (Weekday=Su to Sa) p=- to + dd = to (Day) x= to mm = to (Month) y= to yy = to 99 (Year) y/y=yes hh = to (AM/PM)... n/n=no mn = to 9 (Minutes) ss = to 9 (Seconds) hhhhhh = to (Hours) Block Identifier: ER: Error Return ERR MBx or DByDWz ERRors Position of the error code ( x= to y= to z= to ) If an argument (e.g. weekday) is not to be transferred, enter XX! he clock will then continue with the current value. If you specify AM or PM after the clock time, the clock will operate in the relevant -hour mode. If you omit this argument, the clock will operate in -hr mode. If an argument (e.g. minute) is not to be transferred, enter XX! he clock will then continue with the current value.

42 Evaluation of and Arithmetic s Digital ogic s omparison s Shift s onversion s Result = Result = AUM = AUM shifted Bit = - Result < - AUM < AUM - Result < Result > Result AUM > AUM shifted Bit = Result >

43 Siemens AG AU EB Postfach 9 Werner-von-Siemens- Str. D-99 Amberg ed. Rep. of Germany Should you come across any printing errors when reading this publication, we would ask you to inform us using this form. We would also welcome any suggestions you may have for improvement. rom: Name ompany/department Address elephone Publication: Programmable ontroller SIMAI S-U ( 9/9/9/9) Reference Guide Order No.: ES 99-A Suggestions/orrections:

44 Siemens AG Automation Group Industrial Automation Systems Postfach, Nürnberg Siemens AG 99 Subject to change without prior notice Siemens Aktiengesellschaft Order No. ES 99-A Printed in the ed. Rep. of Germany

S7-400H Instruction List

S7-400H Instruction List 41-5H PN/DP, 414-5H PN/DP, 416-5H PN/DP, 417-5H PN/DP 03/01 A5E01359153-0 Copyright Siemens AG 01 All rights reserved The reproduction, transmission or use of this document or its contents is not permitted

More information

SIMATIC S5. S5-155H Programmable Controller (CPU 948R) The Pocket Guide CPU 948R Order No. 6ES UR21 is included in this manual.

SIMATIC S5. S5-155H Programmable Controller (CPU 948R) The Pocket Guide CPU 948R Order No. 6ES UR21 is included in this manual. How to Use the Manual, Contents Introduction 1 SIMATIC S5 S5-155H Programmable Controller (CPU 948R) Programming Guide Volume 2/2 This manual is part of the documentation package with the order number:

More information

Automating with STEP 7 in STL

Automating with STEP 7 in STL Automating with STEP 7 in STL SIMATICS 7-300/400 Programmable Controllers by Hans Berger Publicis MCD Verlag Contents Introduction 16 1 SIMATIC S 7-300/400 Programmable Controller 17 1.1 Structure of the

More information

Ladder logic (LAD) representation Statement list (STL) representation Available in these CPUs

Ladder logic (LAD) representation Statement list (STL) representation Available in these CPUs 1 he following conventions are used in this chapter to illustrate the equivalent ladder logic and statement list instructions and the CPUs in which the instructions are available: = n n adder logic ()

More information

This chapter describes the SIMATIC instruction set for the S7-200.

This chapter describes the SIMATIC instruction set for the S7-200. 9 This chapter describes the SIMATIC instruction set for the S7-200. Chapter Overview Section escription Page 9.1 SIMATIC Bit ogic Instructions 9-2 9.2 SIMATIC Compare Instructions 9-10 9.3 SIMATIC Timer

More information

Standard RLL Instructions

Standard RLL Instructions R Instructions InThishapter... oolean Instructions omparative oolean Immediate Instructions Timer, ounter and hift Register Instructions ccumulator / tack oad and Output ata Instructions ogical Instructions

More information

A B C SIMATIC. Statement List (STL) for S7-300 and S7-400 Programming. Preface. Bit Logic Instructions 1. Comparsion Instructions 2

A B C SIMATIC. Statement List (STL) for S7-300 and S7-400 Programming. Preface. Bit Logic Instructions 1. Comparsion Instructions 2 s SIMATIC Statement List () for S7-300 and S7-400 Programming Function Manual Preface Bit Logic Instructions 1 Comparsion Instructions 2 Conversion Instructions 3 Counter Instructions 4 Data Block Instructions

More information

8051 microcontrollers

8051 microcontrollers 8051 microcontrollers Presented by: Deepak Kumar Rout Synergy Institute of Engineering and Technology, Dhenkanal Chapter 2 Introduction Intel MCS-51 family of microcontrollers consists of various devices

More information

Chapter 3. Z80 Instructions & Assembly Language. Von Neumann Architecture. Memory. instructions. program. data

Chapter 3. Z80 Instructions & Assembly Language. Von Neumann Architecture. Memory. instructions. program. data Von Neumann Architecture The von Neumann architecture is a computer design model that uses a processing unit and a separate storage to hold both instructions and data To run a machine, program and data

More information

MICROPROCESSOR BASED SYSTEM DESIGN

MICROPROCESSOR BASED SYSTEM DESIGN MICROPROCESSOR BASED SYSTEM DESIGN Lecture 5 Xmega 128 B1: Architecture MUHAMMAD AMIR YOUSAF VON NEUMAN ARCHITECTURE CPU Memory Execution unit ALU Registers Both data and instructions at the same system

More information

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers 1. Define microprocessors? UNIT-I A semiconductor device(integrated circuit) manufactured by using the LSI technique. It includes

More information

(2) Explain the addressing mode of OR What do you mean by addressing mode? Explain diff. addressing mode for 8085 with examples.

(2) Explain the addressing mode of OR What do you mean by addressing mode? Explain diff. addressing mode for 8085 with examples. (1) Explain instruction format and Opcode format of 8085 μp with example. OR With help of examples, explain the formation of opcodes of 8085 OR What is an instruction? List type of instruction based on

More information

PESIT Bangalore South Campus

PESIT Bangalore South Campus INTERNAL ASSESSMENT TEST 2 Date : 02/04/2018 Max Marks: 40 Subject & Code : Microprocessor (15CS44) Section : IV A and B Name of faculty: Deepti.C Time : 8:30 am-10:00 am Note: Note: Answer any five complete

More information

S3012 User s Manual. Copyright 1990 Systems Engineering Associates, Inc. Revision 1, December All Rights Reserved!

S3012 User s Manual. Copyright 1990 Systems Engineering Associates, Inc. Revision 1, December All Rights Reserved! S3012 User s Manual Systems Engineering Associates, Inc. 14989 West 69th Avenue Arvada, Colorado 80007 U.S.A. Telephone: (303) 421-0484 Fax: (303) 421-8108 www.sea-seg.com 02/2004 S3012 User s Manual Copyright

More information

BASIC INTERFACING CONCEPTS

BASIC INTERFACING CONCEPTS Contents i SYLLABUS UNIT - I 8085 ARCHITECTURE Introduction to Microprocessors and Microcontrollers, 8085 Processor Architecture, Internal Operations, Instructions and Timings, Programming the 8085-Introduction

More information

EXPERIMENT NO.1. A Microcontroller is a complete computer system built on a single chip.

EXPERIMENT NO.1. A Microcontroller is a complete computer system built on a single chip. EXPERIMENT NO.1 AIM: Study of 8051 Microcontroller TOOLS: 8051 kit THEORY: Salient Features of 8051 A Microcontroller is a complete computer system built on a single chip. It contains all components like

More information

Microprocessor. By Mrs. R.P.Chaudhari Mrs.P.S.Patil

Microprocessor. By Mrs. R.P.Chaudhari Mrs.P.S.Patil Microprocessor By Mrs. R.P.Chaudhari Mrs.P.S.Patil Chapter 1 Basics of Microprocessor CO-Draw Architecture Of 8085 Salient Features of 8085 It is a 8 bit microprocessor. It is manufactured with N-MOS technology.

More information

Introduction to Microprocessor

Introduction to Microprocessor Introduction to Microprocessor The microprocessor is a general purpose programmable logic device. It is the brain of the computer and it performs all the computational tasks, calculations data processing

More information

SIMATIC S5. S5-100U Programmable Controller. System Manual CPU 100/102/103. EWA 4NEB b. Edition 04

SIMATIC S5. S5-100U Programmable Controller. System Manual CPU 100/102/103. EWA 4NEB b. Edition 04 SIMATIC S5 S5-100U Programmable Controller System Manual CPU 100/102/103 EWA 4NEB 812 6120-02b Edition 04 STEP SINEC and SIMATIC are registered trademarks of Siemens AG. LINESTRA is a registered trademark

More information

8051 Microcontrollers

8051 Microcontrollers 8051 Microcontrollers Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu March 8, 2016 Controller vs Processor Controller vs Processor Introduction to 8051 Micro-controller In 1981,Intel corporation

More information

U90 Ladder Software Manual. Version 3.50, 6/03

U90 Ladder Software Manual. Version 3.50, 6/03 U90 Ladder Software Manual Version 3.50, 6/03 Table Of Contents Welcome to U90 Ladder... 1 Program Editors... 1 Project Navigation Tree...1 Browse Sequences...1 Printing Documentation...2 Interface Language...

More information

8085 INSTRUCTION SET INSTRUCTION DETAILS

8085 INSTRUCTION SET INSTRUCTION DETAILS 8085 INSTRUCTION SET INSTRUCTION DETAILS DATA TRANSFER INSTRUCTIONS MOV Rd, Rs Copy from source to destination This instruction copies the contents of the source register Rs into the destination register

More information

INSTRUCTION SET OF 8085

INSTRUCTION SET OF 8085 INSTRUCTION SET OF 8085 Instruction Set of 8085 An instruction is a binary pattern designed inside a microprocessor to perform a specific function. The entire group of instructions that a microprocessor

More information

SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET

SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET 1 SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET Intel 8086/8088 Architecture Segmented Memory, Minimum and Maximum Modes of Operation, Timing Diagram, Addressing Modes, Instruction Set,

More information

Introduction To MCS-51

Introduction To MCS-51 Introduction To MCS-51 By Charoen Vongchumyen Department of Computer Engineering Faculty of Engineering KMITLadkrabang 8051 Hardware Basic Content Overview Architechture Memory map Register Interrupt Timer/Counter

More information

Small Computer Monitor User Guide

Small Computer Monitor User Guide Small Computer Monitor User Guide Monitor version 0.5 for the Z80 CPU Software and Documentation by Stephen C Cousins Edition 0.5.0 CONTENTS OVERVIEW...3 Conventions... 3 Serial port... 4 RC2014 systems...

More information

Digital System Design Using Verilog. - Processing Unit Design

Digital System Design Using Verilog. - Processing Unit Design Digital System Design Using Verilog - Processing Unit Design 1.1 CPU BASICS A typical CPU has three major components: (1) Register set, (2) Arithmetic logic unit (ALU), and (3) Control unit (CU) The register

More information

ORG ; TWO. Assembly Language Programming

ORG ; TWO. Assembly Language Programming Dec 2 Hex 2 Bin 00000010 ORG ; TWO Assembly Language Programming OBJECTIVES this chapter enables the student to: Explain the difference between Assembly language instructions and pseudo-instructions. Identify

More information

PROGRAM CONTROL UNIT (PCU)

PROGRAM CONTROL UNIT (PCU) nc. SECTION 5 PROGRAM CONTROL UNIT (PCU) MOTOROLA PROGRAM CONTROL UNIT (PCU) 5-1 nc. SECTION CONTENTS 5.1 INTRODUCTION........................................ 5-3 5.2 PROGRAM COUNTER (PC)...............................

More information

64 kbyte ; 64 KB / 21K instructions RAM (integrated) Yes ; 4 KB: bit memory, counter, times and data

64 kbyte ; 64 KB / 21K instructions RAM (integrated) Yes ; 4 KB: bit memory, counter, times and data Product data sheet SIMATIC S7-300, CPU 315-2 DP CPU WITH INTEGRATED 24 V DC POWER SUPPLY, 64 KBYTE WORKING MEMORY 2ND INTERFACE DP- MASTER/SLAVE Supply voltage Rated voltage/dc permissible range, lower

More information

Instruction list of IM154 8FX PN/DP CPU SIMATIC. ET 200pro Instruction list of. Validity Range of the Instructions List

Instruction list of IM154 8FX PN/DP CPU SIMATIC. ET 200pro Instruction list of. Validity Range of the Instructions List Instruction list of IM154 8FX PN/DP SIMATIC CPU ET 200pro Instruction list of IM154 8FX PN/DP CPU Parameter Manual Validity Range of the Instructions List 1 Address Identifiers and Parameter Ranges 2 Constants

More information

ADVANCE MICROPROCESSOR & INTERFACING

ADVANCE MICROPROCESSOR & INTERFACING VENUS INTERNATIONAL COLLEGE OF TECHNOLOGY Gandhinagar Department of Computer Enggineering ADVANCE MICROPROCESSOR & INTERFACING Name : Enroll no. : Class Year : 2014-15 : 5 th SEM C.E. VENUS INTERNATIONAL

More information

Microcontroller & Interfacing

Microcontroller & Interfacing Course Title Course Code Microcontroller & Interfacing EC406 Lecture : 3 Course Credit Practical : 1 Tutorial : 0 Total : 4 Course Objective At the end of the course the students will be able to Understand

More information

Module 4. Programmable Logic Control Systems. Version 2 EE IIT, Kharagpur 1

Module 4. Programmable Logic Control Systems. Version 2 EE IIT, Kharagpur 1 Module 4 Programmable Logic Control Systems Version 2 EE IIT, Kharagpur 1 Lesson 19 The Software Environment and Programming of PLCs Version 2 EE IIT, Kharagpur 2 Instructional Objectives After learning

More information

9/25/ Software & Hardware Architecture

9/25/ Software & Hardware Architecture 8086 Software & Hardware Architecture 1 INTRODUCTION It is a multipurpose programmable clock drive register based integrated electronic device, that reads binary instructions from a storage device called

More information

9. PERIPHERAL CHIPS 9a

9. PERIPHERAL CHIPS 9a 9. PERIPHERAL CHIPS 9a 8255: Programmable Peripheral Interface. Draw the pin diagram of PPI 8255. Ans. The pin diagram of 8255 is shown in Fig. 9a. PA 3 4 PA 4 PA2 2 39 PA 5 PA 3 38 PA 6 PA 4 37 PA7 RD

More information

8051 Overview and Instruction Set

8051 Overview and Instruction Set 8051 Overview and Instruction Set Curtis A. Nelson Engr 355 1 Microprocessors vs. Microcontrollers Microprocessors are single-chip CPUs used in microcomputers Microcontrollers and microprocessors are different

More information

UNIT - I: COMPUTER ARITHMETIC, REGISTER TRANSFER LANGUAGE & MICROOPERATIONS

UNIT - I: COMPUTER ARITHMETIC, REGISTER TRANSFER LANGUAGE & MICROOPERATIONS UNIT - I: COMPUTER ARITHMETIC, REGISTER TRANSFER LANGUAGE & MICROOPERATIONS (09 periods) Computer Arithmetic: Data Representation, Fixed Point Representation, Floating Point Representation, Addition and

More information

Background. Virtual Memory (2/2) Demand Paging Example. First-In-First-Out (FIFO) Algorithm. Page Replacement Algorithms. Performance of Demand Paging

Background. Virtual Memory (2/2) Demand Paging Example. First-In-First-Out (FIFO) Algorithm. Page Replacement Algorithms. Performance of Demand Paging Virtual Memory (/) Background Page Replacement Allocation of Frames Thrashing Background Virtual memory separation of user logical memory from physical memory. Only part of the program needs to be in memory

More information

Instruction Set Instruction set of 8085 can be classified in following groups: Data Transfer Instructions These instructions can perform data transfer operations between Registers of 8085 e.g. MOV 8085

More information

COMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital

COMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital hardware modules that accomplish a specific information-processing task. Digital systems vary in

More information

Microcontroller Intel [Instruction Set]

Microcontroller Intel [Instruction Set] Microcontroller Intel 8051 [Instruction Set] Structure of Assembly Language [ label: ] mnemonic [operands] [ ;comment ] Example: MOV R1, #25H ; load data 25H into R1 2 8051 Assembly Language Registers

More information

Small Computer Monitor User Guide

Small Computer Monitor User Guide Small Computer Monitor User Guide Monitor version 0.3 for the Z80 CPU Software and Documentation by Stephen C Cousins Edition 0.3.0 CONTENTS OVERVIEW... 3 Conventions... 3 Serial Port... 4 RC2014 Systems...4

More information

TRANSISTORIZED INVERTER

TRANSISTORIZED INVERTER TRANSISTORIZED INVERTER FR-C500 PROGRAMMING MANUAL OVERVIEW Chapter 1 SEQUENCE PROGRAM LANGUAGES AND OPERATIONS Chapter 2 DESCRIPTION OF DEVICES Chapter 3 PLC FUNCTION Chapter 4 STRUCTURES OF INSTRUCTIONS

More information

UNIT V MICRO CONTROLLER PROGRAMMING & APPLICATIONS TWO MARKS. 3.Give any two differences between microprocessor and micro controller.

UNIT V MICRO CONTROLLER PROGRAMMING & APPLICATIONS TWO MARKS. 3.Give any two differences between microprocessor and micro controller. UNIT V -8051 MICRO CONTROLLER PROGRAMMING & APPLICATIONS TWO MARKS 1. What is micro controller? Micro controller is a microprocessor with limited number of RAM, ROM, I/O ports and timer on a single chip

More information

EC-333 Microprocessor and Interfacing Techniques

EC-333 Microprocessor and Interfacing Techniques EC-333 Microprocessor and Interfacing Techniques Lecture 3 The Microprocessor and its Architecture Dr Hashim Ali Fall - 2018 Department of Computer Science and Engineering HITEC University Taxila Slides

More information

MICROPROCESSOR & MICROCONTROLLER

MICROPROCESSOR & MICROCONTROLLER a) From road north to East From road east to north From road south to west From road west to south From road west to north b) From road north to East From road south to west From road south to north From

More information

Microprocessors 1. The 8051 Instruction Set. Microprocessors 1 1. Msc. Ivan A. Escobar Broitman

Microprocessors 1. The 8051 Instruction Set. Microprocessors 1 1. Msc. Ivan A. Escobar Broitman Microprocessors 1 The 8051 Instruction Set Microprocessors 1 1 Instruction Groups The 8051 has 255 instructions Every 8-bit opcode from 00 to FF is used except for A5. The instructions are grouped into

More information

Chapter 6 Basic Function Instruction

Chapter 6 Basic Function Instruction Chapter 6 Basic Function Instruction T 6-2 C 6-5 SET 6-8 RST 6- : MC 6-2 : MCE 6-4 2: SKP 6-5 3: SKPE 6-7 4: DIFU 6-8 5: DIFD 6-9 6: BSHF 6-2 7: UDCTR 6-2 8: MOV 6-23 9: MOV/ 6-24 : TOGG 6-25 : (+) 6-26

More information

CPU 224. The compact high-performance CPU With 24 inputs/outputs on board Expandable with up to 7 expansion modules Design

CPU 224. The compact high-performance CPU With 24 inputs/outputs on board Expandable with up to 7 expansion modules Design CPU 224 The compact high-performance CPU With 24 inputs/outputs on board Expandable with up to 7 expansion modules Design The CPU 224 is equipped with the following: Integral 24 V encoder/load current

More information

Question Bank Microprocessor and Microcontroller

Question Bank Microprocessor and Microcontroller QUESTION BANK - 2 PART A 1. What is cycle stealing? (K1-CO3) During any given bus cycle, one of the system components connected to the system bus is given control of the bus. This component is said to

More information

M. Sc (CS) (II Semester) Examination, Subject: Computer System Architecture Paper Code: M.Sc-CS-203. Time: Three Hours] [Maximum Marks: 60

M. Sc (CS) (II Semester) Examination, Subject: Computer System Architecture Paper Code: M.Sc-CS-203. Time: Three Hours] [Maximum Marks: 60 M. Sc (CS) (II Semester) Examination, 2012-13 Subject: Computer System Architecture Paper Code: M.Sc-CS-203 Time: Three Hours] [Maximum Marks: 60 Note: Question Number 1 is compulsory. Answer any four

More information

S5-115U. Application

S5-115U. Application S5-115U S5-115U Design Central configuration Distributed configuration Note General technical specifications S5-115U Principle of operation Program memory Processor Programming S5-115U Cyclic program execution

More information

BHARATHIDASAN ENGINEERING COLLEGE. III Year / V Semester / EEE MICROPROCESSORS AND MICROCONTROLLERS (R-2013)

BHARATHIDASAN ENGINEERING COLLEGE. III Year / V Semester / EEE MICROPROCESSORS AND MICROCONTROLLERS (R-2013) BHARATHIDASAN ENGINEERING COLLEGE III Year / V Semester / EEE MICROPROCESSORS AND MICROCONTROLLERS (R-2013) FREQUENTLY ASKED QUESTIONS IN UNIVERSITY EXAMINATION PART A UNIT 1-8085 PROCESSOR 1. Draw the

More information

MICROCONTROLLER AND PLC LAB-436 SEMESTER-5

MICROCONTROLLER AND PLC LAB-436 SEMESTER-5 MICROCONTROLLER AND PLC LAB-436 SEMESTER-5 Exp:1 STUDY OF MICROCONTROLLER 8051 To study the microcontroller and familiarize the 8051microcontroller kit Theory:- A Microcontroller consists of a powerful

More information

MECH 1500 Quiz 4 Review

MECH 1500 Quiz 4 Review Class: Date: MECH 1500 Quiz 4 Review True/False Indicate whether the statement is true or false. 1. For the timer relay contact shown, when the relay coil is energized, there is a time delay before the

More information

csitnepal Unit 3 Basic Computer Organization and Design

csitnepal Unit 3 Basic Computer Organization and Design Unit 3 Basic Computer Organization and Design Introduction We introduce here a basic computer whose operation can be specified by the resister transfer statements. Internal organization of the computer

More information

S5-115U. Application

S5-115U. Application S5-115U Application S5-115U Design Central configuration Distributed configuration Note General technical specifications S5-115U Principle of operation Program memory Processor Programming S5-115U Cyclic

More information

Microcomputer Architecture..Second Year (Sem.2).Lecture(2) مدرس المادة : م. سندس العزاوي... قسم / الحاسبات

Microcomputer Architecture..Second Year (Sem.2).Lecture(2) مدرس المادة : م. سندس العزاوي... قسم / الحاسبات 1) Input/output In computing, input/output or I/O, is the communication between an information processing system (such as a computer) and the outside world, possibly a human or another information processing

More information

68HC11 PROGRAMMER'S MODEL

68HC11 PROGRAMMER'S MODEL 8H11 PROGRMMER'S MODEL s (,, and D) s and are general-purpose 8-bit accumulators used to hold operands and results of arithmetic calculations or data manipulations. Some instructions treat the combination

More information

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI-621213. QUESTION BANK DEPARTMENT: EEE SUB CODE: EE2324 YR/ SEM:III/ VI SUB NAME: MICROPROCESSORS & MICROCONTROLLERS UNIT 2- PROGRAMMING OF 8085 MICROPROCESSORS

More information

E3940 Microprocessor Systems Laboratory. Introduction to the Z80

E3940 Microprocessor Systems Laboratory. Introduction to the Z80 E3940 Microprocessor Systems Laboratory Introduction to the Z80 Andrew T. Campbell comet.columbia.edu/~campbell campbell@comet.columbia.edu E3940 Microprocessor Systems Laboratory Page 1 Z80 Laboratory

More information

FERGUSON BEAUREGARD. RTU-5000 Configurator User Manual

FERGUSON BEAUREGARD. RTU-5000 Configurator User Manual FERGUSON BEAUREGARD RTU-5000 Configurator User Manual FERGUSON BEAUREGARD RTU-5000 Configurator User Manual The Ferguson Beauregard RTU-5000 Configurator program and manuals are Copyright 1997-2004 by

More information

Intel 8086 MICROPROCESSOR. By Y V S Murthy

Intel 8086 MICROPROCESSOR. By Y V S Murthy Intel 8086 MICROPROCESSOR By Y V S Murthy 1 Features It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 2 20 memory locations (1 MB). It can support up to 64K I/O ports. It provides 14,

More information

Code segment Stack segment

Code segment Stack segment Registers Most of the registers contain data/instruction offsets within 64 KB memory segment. There are four different 64 KB segments for instructions, stack, data and extra data. To specify where in 1

More information

Compact PLC. The equipment of the basic module offers a complete solution for smaller automation jobs with the use of only one module.

Compact PLC. The equipment of the basic module offers a complete solution for smaller automation jobs with the use of only one module. ...many tasks one solution. here are many small and medium sized tasks in automation which can be fulfilled cheaply and easily with a small compact controller. heir use extends from the simple relay logic

More information

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT I THE 8085 & 8086 MICROPROCESSORS. PART A (2 Marks)

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT I THE 8085 & 8086 MICROPROCESSORS. PART A (2 Marks) MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI-621213. UNIT I THE 8085 & 8086 MICROPROCESSORS PART A (2 Marks) 1. Give the significance of SIM and RIM instruction available in 8085. [NOV/DEC 2006] Instruction

More information

SECTION 5 PROGRAM CONTROL UNIT

SECTION 5 PROGRAM CONTROL UNIT SECTION 5 PROGRAM CONTROL UNIT MOTOROLA PROGRAM CONTROL UNIT 5-1 SECTION CONTENTS SECTION 5.1 PROGRAM CONTROL UNIT... 3 SECTION 5.2 OVERVIEW... 3 SECTION 5.3 PROGRAM CONTROL UNIT (PCU) ARCHITECTURE...

More information

Ladder diagram instructions

Ladder diagram instructions diagram instructions Introduction "" is the most frequent method of programming PLC controllers at present. We could divide instructions on the input ones for stating the conditions and the output ones

More information

e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: 8051 Architecture Module No: CS/ES/5 Quadrant 1 e-text

e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: 8051 Architecture Module No: CS/ES/5 Quadrant 1 e-text e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: 8051 Architecture Module No: CS/ES/5 Quadrant 1 e-text In this lecture the detailed architecture of 8051 controller, register bank,

More information

PROBLEMS. 7.1 Why is the Wait-for-Memory-Function-Completed step needed when reading from or writing to the main memory?

PROBLEMS. 7.1 Why is the Wait-for-Memory-Function-Completed step needed when reading from or writing to the main memory? 446 CHAPTER 7 BASIC PROCESSING UNIT (Corrisponde al cap. 10 - Struttura del processore) PROBLEMS 7.1 Why is the Wait-for-Memory-Function-Completed step needed when reading from or writing to the main memory?

More information

CHAPTER ASSEMBLY LANGUAGE PROGRAMMING

CHAPTER ASSEMBLY LANGUAGE PROGRAMMING CHAPTER 2 8051 ASSEMBLY LANGUAGE PROGRAMMING Registers Register are used to store information temporarily: A byte of data to be processed An address pointing to the data to be fetched The vast majority

More information

The Assembly Language of the Boz 5

The Assembly Language of the Boz 5 The Assembly Language of the Boz 5 The Boz 5 uses bits 31 27 of the IR as a five bit opcode. Of the possible 32 opcodes, only 26 are implemented. Op-Code Mnemonic Description 00000 HLT Halt the Computer

More information

UNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING

UNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING UNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING Instructions Alphabetical List of Instructions ACALL: Absolute Call ADD, ADDC: Add Accumulator (With Carry) AJMP: Absolute Jump ANL: Bitwise AND CJNE: Compare

More information

UNIT II OVERVIEW MICROPROCESSORS AND MICROCONTROLLERS MATERIAL. Introduction to 8086 microprocessors. Architecture of 8086 processors

UNIT II OVERVIEW MICROPROCESSORS AND MICROCONTROLLERS MATERIAL. Introduction to 8086 microprocessors. Architecture of 8086 processors OVERVIEW UNIT II Introduction to 8086 microprocessors Architecture of 8086 processors Register Organization of 8086 Memory Segmentation of 8086 Pin Diagram of 8086 Timing Diagrams for 8086 Interrupts of

More information

Typical Processor Execution Cycle

Typical Processor Execution Cycle Typical Processor Execution Cycle Instruction Fetch Obtain instruction from program storage Instruction Decode Determine required actions and instruction size Operand Fetch Locate and obtain operand data

More information

FIFTH SEMESTER B.TECH DEGREE EXAMINATION MODEL TEST QUESTION PAPER, NOVEMBER CS 305: Microprocessor and Microcontrollers PART A

FIFTH SEMESTER B.TECH DEGREE EXAMINATION MODEL TEST QUESTION PAPER, NOVEMBER CS 305: Microprocessor and Microcontrollers PART A Reg No Name FIFTH SEMESTER B.TECH DEGREE EXAMINATION MODEL TEST QUESTION PAPER, NOVEMBER 2017 CS 305: Microprocessor and Microcontrollers Max. Marks: 100 Duration: 3 Hours PART A Answer all questions.

More information

PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 OUTCOME 3 PART 2

PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 OUTCOME 3 PART 2 UNIT 22: PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 OUTCOME 3 PART 2 This work covers part of outcome 3 of the Edexcel standard module: Outcome 3 is the most demanding

More information

if 2 16bit operands multiplied the result will be

if 2 16bit operands multiplied the result will be how many operands in ADC? ans:3 how 32 bit word is defined? ans define double if 2 16bit operands multiplied the result will be ans 32bit if div by ero occurs then?? ans div by zero int for software int

More information

UNIT-III REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT

UNIT-III REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT UNIT-III 1 KNREDDY UNIT-III REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT Register Transfer: Register Transfer Language Register Transfer Bus and Memory Transfers Arithmetic Micro operations Logic

More information

Industrial Automation de Processos Industriais)

Industrial Automation de Processos Industriais) Industrial Automation (Automação de Processos Industriais) PLC Programming languages Ladder Diagram http://users.isr.ist.utl.pt/~jag/courses/api1516/api1516.html Slides 2010/2011 Prof. Paulo Jorge Oliveira

More information

REGISTER TRANSFER LANGUAGE

REGISTER TRANSFER LANGUAGE REGISTER TRANSFER LANGUAGE The operations executed on the data stored in the registers are called micro operations. Classifications of micro operations Register transfer micro operations Arithmetic micro

More information

CPU. Fall 2003 CSE 207 Digital Design Project #4 R0 R1 R2 R3 R4 R5 R6 R7 PC STATUS IR. Control Logic RAM MAR MDR. Internal Processor Bus

CPU. Fall 2003 CSE 207 Digital Design Project #4 R0 R1 R2 R3 R4 R5 R6 R7 PC STATUS IR. Control Logic RAM MAR MDR. Internal Processor Bus http://www.engr.uconn.edu/~barry/cse207/fa03/project4.pdf Page 1 of 16 Fall 2003 CSE 207 Digital Design Project #4 Background Microprocessors are increasingly common in every day devices. Desktop computers

More information

S3C80E5/P80E5/C80E7/P80E7 (Preliminary Spec)

S3C80E5/P80E5/C80E7/P80E7 (Preliminary Spec) S3C80E5/P80E5/C80E7/P80E7 (Preliminary Spec) INSTRUCTION SET 6 INSTRUCTION SET OVERVIEW The instruction set is specifically designed to support large register files that are typical of most S3C8-series

More information

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: 1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip that has computing and decision making capabilities similar to central processing unit

More information

Microprocessor and Assembly Language Week-5. System Programming, BCS 6th, IBMS (2017)

Microprocessor and Assembly Language Week-5. System Programming, BCS 6th, IBMS (2017) Microprocessor and Assembly Language Week-5 System Programming, BCS 6th, IBMS (2017) High Speed Memory Registers CPU store data temporarily in these location CPU process, store and transfer data from one

More information

SIMATIC. ET 200S IM CPU Interface Module. Introduction. New features 2. Technical specifications 3. Product Information 06/2007 A5E

SIMATIC. ET 200S IM CPU Interface Module. Introduction. New features 2. Technical specifications 3. Product Information 06/2007 A5E SIMATIC ET 200S SIMATIC Introduction 1 New features 2 Technical specifications 3 ET 200S Product Information 06/2007 A5E01159154-01 Safety Guidelines Safety Guidelines This manual contains notices you

More information

INTERFACING INTERFACING. Richa Upadhyay Prabhu. NMIMS s MPSTME February 25, 2016

INTERFACING INTERFACING. Richa Upadhyay Prabhu. NMIMS s MPSTME February 25, 2016 INTERFACING Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu February 25, 2016 8255: Programmable Peripheral Interface or Programmable Input output Device Introduction METHODS OF DATA TRANSFER

More information

KINGS DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK. Subject Name: Microprocessors and Microcontrollers UNIT-I 8085 MICROPROCESSOR

KINGS DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK. Subject Name: Microprocessors and Microcontrollers UNIT-I 8085 MICROPROCESSOR KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK Subject Name: Microprocessors and Microcontrollers Year/Sem: II/IV UNIT-I 8085 MICROPROCESSOR PART-A (2 MARKS) 1. Name the

More information

MIPS Instruction Set

MIPS Instruction Set MIPS Instruction Set Prof. James L. Frankel Harvard University Version of 7:12 PM 3-Apr-2018 Copyright 2018, 2017, 2016, 201 James L. Frankel. All rights reserved. CPU Overview CPU is an acronym for Central

More information

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085. (1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic

More information

Product type designation. General information. Supply voltage. Input current

Product type designation. General information. Supply voltage. Input current Data sheet SIMATIC S7-300, CPU 312C COMPACT CPU WITH MPI, 10 DI/6 DO, 2 FAST COUNTERS (10 KHZ), INTEGRATED 24V DC POWER SUPPLY, 64 KBYTE WORKING MEMORY, FRONT CONNECTOR (1 X 40PIN) AND MICRO MEMORY CARD

More information

UNIT-II. Part-2: CENTRAL PROCESSING UNIT

UNIT-II. Part-2: CENTRAL PROCESSING UNIT Page1 UNIT-II Part-2: CENTRAL PROCESSING UNIT Stack Organization Instruction Formats Addressing Modes Data Transfer And Manipulation Program Control Reduced Instruction Set Computer (RISC) Introduction:

More information

Computer Architecture

Computer Architecture Computer Architecture Lecture 1: Digital logic circuits The digital computer is a digital system that performs various computational tasks. Digital computers use the binary number system, which has two

More information

EXPERIMENT NO. 1 THE MKT 8085 MICROPROCESSOR TRAINER

EXPERIMENT NO. 1 THE MKT 8085 MICROPROCESSOR TRAINER OBJECT: EXPERIMENT NO. 1 THE MKT 8085 MICROPROCESSOR TRAINER To understand the structure and operating instruction of the microprocessor trainer. INTRODUCTION: The MKT 8085 is a single-board microcomputer,

More information

SIPLUS CPU 313C-2DP. Function

SIPLUS CPU 313C-2DP. Function SIPLUS CPU 313C-2DP Function Password protection; a password concept protects the user program from unauthorized access. Block encryption; the functions (FCs) and function blocks (FBs) can be stored in

More information

THE MICROPROCESSOR Von Neumann s Architecture Model

THE MICROPROCESSOR Von Neumann s Architecture Model THE ICROPROCESSOR Von Neumann s Architecture odel Input/Output unit Provides instructions and data emory unit Stores both instructions and data Arithmetic and logic unit Processes everything Control unit

More information

S7-400, M7-400 Programmable Controllers

S7-400, M7-400 Programmable Controllers This Supplement contains additional information about the products. It is a separate component and should be considered more up-to-date than the information in the manuals and catalogs if uncertainties

More information

Introduction to Embedded Systems

Introduction to Embedded Systems Stefan Kowalewski, 4. November 25 Introduction to Embedded Systems Part 2: Microcontrollers. Basics 2. Structure/elements 3. Digital I/O 4. Interrupts 5. Timers/Counters Introduction to Embedded Systems

More information

The Instruction Set. Chapter 5

The Instruction Set. Chapter 5 The Instruction Set Architecture Level(ISA) Chapter 5 1 ISA Level The ISA level l is the interface between the compilers and the hardware. (ISA level code is what a compiler outputs) 2 Memory Models An

More information