CISC 360 Fa2009. Overview. Computational Example. Real-World Pipelines: Car Washes. Michela Taufer. Pipelined
|
|
- Barnard Cunningham
- 5 years ago
- Views:
Transcription
1 CISC 360 a2009 Ovrviw ichla Taufr Powrpoint Lctur Nots for Computr Systms: Prorammr's Prspctiv,. ryant and. O'Hallaron, Prntic Hall, CS:PP CISC 360 aʼ08 al-orld Piplins: Car ashs Computational xampl Squntial Paralll 300 ps 20 ps Combinational loic lay or latncy = 320 ps Throuhput = 3.12 GOPS Piplind 3 CISC 360 aʼ08 4 CISC 360 aʼ08
2 CISC 360 a ay Piplind Vrsion Piplin iarams 100 ps 20 ps 100 ps 20 ps 100 ps 20 ps loic loic loic C lay = 360 ps Throuhput = 8.33 GOPS Tim C C C Tim 5 CISC 360 aʼ08 6 CISC 360 aʼ08 Opratin a Piplin loic C C C Tim 100 ps 20 ps 100 ps 20 ps 100 ps 20 ps loic 7 CISC 360 aʼ08 loic C Limitations: Nonuniform lays ps 20 ps loic loic C C C Tim Throuhput limitd by slowst sta Othr stas sit idl for much of th tim Challnin to partition systm into balancd stas loic C 8 CISC 360 aʼ08 lay = 510 ps Throuhput = 5.88 GOPS
3 CISC 360 a2009 Limitations: istr Ovrhad ata pndncis loic loic loic loic loic loic Combinational loic lay = 420 ps, Throuhput = GOPS s try to dpn piplin, ovrhad of loadin ristrs bcoms mor sinificant Prcnta of clock cycl spnt loadin ristr: 1-sta piplin: 6.25% 3-sta piplin: 16.67% 6-sta piplin: 28.57% Hih spds of modrn procssor dsins obtaind throuh vry dp piplinin 9 CISC 360 aʼ08 Tim 10 CISC 360 aʼ08 ata Hazards ata pndncis in Procssors 1 irmovl $50, %ax loic loic loic C 2 addl %ax, %bx 3 mrmovl 100( %bx ), %dx C C C OP4 C Tim sult dos not fd back around in tim for nxt opration Piplinin has chand bhavior of systm sult from on instruction usd as oprand for anothr ad-aftr-writ () dpndncy Vry common in actual prorams ust mak sur our piplin handls ths proprly Gt corrct rsults inimiz prformanc impact 11 CISC 360 aʼ08 12 CISC 360 aʼ08
4 rad writ rad writ CISC 360 a2009 SQ Hardwar nw Nw SQ+ Hardwar mory rad m. writ val ata Stas occur in squnc On opration in procss at a tim mory val rad m. ata writ ddr ata xcut ch val ddr ata ch val xcut val val dst dst src src dst dst src src val val dst dst src src cod istr fil rit back icod ifun r r dst dst src src cod istr fil rit back tch incrmnt icod ifun r r tch incrmnt picod pch pval pvalc pvalp 13 CISC 360 aʼ08 14 CISC 360 aʼ08 nw Nw ddin Piplin istrs val, val _icod, _val rit back _val, _val, _dst, _dst mory m. val ata ddr ata mory m. val ata mory val val ata ddr, ata mory _icod, _ch, _val val ata ddr, ata ddr ata ch val val xcut xcut ch val xcut ch xcut ch val alu, alu alu, alu val val dst dst src src val val dst dst src src dst dst src src dst dst src src cod istr fil cod istr rit back fil icod ifun r r rit back icod ifun r r tch incrmnt tch incrmnt picod pch pval pvalc pvalp 15 CISC 360 aʼ08 val, val val, val src, src cod d_src, dst, dst icod, istr cod d_src istr fil fil icod, ifun r, r icod, ifun, tch r, r, incrmnt rit back tch incrmnt prd pstat f_ 16 CISC 360 aʼ08
5 CISC 360 a2009 Piplin Stas mory _icod, _val _icod, _ch, _val _val, _val, _dst, _dst val ata ddr, ata PIP- Hardwar rit back icod val val dst dst rad m. ata writ mory data in ddr _val _ch icod ch val val dst dst _ch ch val xcut alu, alu xcut icod ifun val val dst dst src src val, val d_src d_src cod d_src, d_src istr fil rit back cod Slct d_rval dst dst src src _val istr fil _val icod, ifun, r, r, icod ifun r r tch incrmnt f_ prd tch f_ Slct incrmnt Prdict _val _val prd 17 CISC 360 aʼ08 18 CISC 360 aʼ08 mory _icod, _val _icod, _ch, _val _val, _val, _dst, _dst val ata ddr, ata rit back icod val val dst dst rad m. ata writ mory data in ddr _val _ch dback Paths rit back icod val val dst dst rad m. ata writ mory data in ddr _val _ch icod ch val val dst dst icod ch val val dst dst ch val _ch _ch xcut alu, alu xcut xcut icod ifun val val dst dst src src icod ifun val val dst dst src src cod val, val d_src, d_src istr fil rit back cod d_src d_src Slct d_rval dst dst src src _val istr fil _val cod d_src d_src Slct d_rval dst dst src src _val istr fil _val tch icod, ifun, r, r, incrmnt f_ prd icod ifun r r tch f_ Slct incrmnt Prdict _val _val icod ifun r r tch f_ Slct incrmnt Prdict _val _val prd prd 19 CISC 360 aʼ08 20 CISC 360 aʼ08
6 CISC 360 a2009 Prdictin th icod ifun r r _icod _ch _val _icod _val Prdict Our Prdiction Straty Instr valid Nd Nd rids incrmnt Split lin yt 0 yts 1-5 Slct prd Start ftch of nw instruction aftr currnt on has compltd ftch sta Not nouh tim to rliably dtrmin nxt instruction Guss which instruction will follow covr if prdiction was incorrct 21 CISC 360 aʼ08 22 CISC 360 aʼ08 covrin from isprdiction Instr valid icod ifun r Split yt 0 r lin yts 1-5 Nd Nd rids incrmnt _icod _ch _val _icod _val Prdict Piplin monstration irmovl $1,%ax #I1 irmovl $2,%cx #I2 irmovl $3,%dx #I3 irmovl $4,%bx #I4 halt #I5 isprdictd Jump ill s branch fla onc instruction rachs sta Can t fall-throuh from val turn ill t rturn whn rt rachs writ-back sta 23 CISC 360 aʼ08 Slct prd Cycl 5 I5 24 CISC 360 aʼ08 I1 I2 I3 I4
7 CISC 360 a2009 ata pndncis: 3 Nopʼs # dmo-h3.ys x000: irmovl $10,%dx 0x006: irmovl $3,%ax 0x00c: nop 0x00d: nop 0x00: nop 0x00f: addl %dx,%ax 0x011: halt Cycl 6 [%ax] 3 Cycl 7 val [%dx] = val [%ax] CISC 360 = 3 aʼ08 ata pndncis: 2 Nopʼs # dmo-h2.ys x000: irmovl $10,%dx 0x006: irmovl $3,%ax 0x00c: nop 0x00d: nop 0x00: addl %dx,%ax 0x010: halt Cycl 6 [%ax] 3 val [%dx] = 10 rror val [%ax] = 0 26 CISC 360 aʼ08 ata pndncis: 1 Nop # dmo-h1.ys x000: irmovl $10,%dx 0x006: irmovl $3,%ax 0x00c: nop 0x00d: addl %dx,%ax 0x00f: halt Cycl 5 val [%dx] = 0 rror 27 val [%ax] = 0 CISC 360 aʼ08 [%dx] 10 _val= 3 _dst= %ax ata pndncis: No Nop # dmo-h0.ys x000: irmovl $10,%dx 0x006: irmovl $3,%ax 0x00c: addl %dx,%ax 0x00: halt Cycl 4 _val= 10 _dst= %dx _val = 3 _dst= %ax 28 CISC 360 aʼ08 val [%dx] = 0 val [%ax] = 0 rror
8 CISC 360 a2009 ranch isprdiction xampl dmo-j.ys 0x000: xorl %ax,%ax 0x002: jn t # Not takn 0x007: irmovl $1, %ax # all throuh 0x00d: nop 0x00: nop 0x00f: nop 0x010: halt 0x011: t: irmovl $3, %dx # Tart (Should not xcut) 0x017: irmovl $4, %cx # Should not xcut 0x01d: irmovl $5, %dx # Should not xcut Should only xcut first 8 instructions 29 CISC 360 aʼ08 ranch isprdiction Trac # dmo-j x000: xorl %ax,%ax 0x002: jn t # Not takn 0x011: t: irmovl $3, %dx # Tart 0x017: irmovl $4, %cx # Tart+1 0x007: irmovl $1, %ax # all Throuh Incorrctly xcut two instructions at branch tart Cycl r %ax CISC 360 aʼ08 _ch = 0 _val = 0x007 val 3 dst = %dx = 4 dst = %cx turn xampl dmo-rt.ys 0x000: irmovl Stack,%sp # Intializ stack pointr 0x006: nop # void hazard on %sp 0x007: nop 0x008: nop 0x009: call p # Procdur call 0x00: irmovl $5,%si # turn point 0x014: halt 0x020:.pos 0x20 0x020: p: nop # procdur 0x021: nop 0x022: nop 0x023: rt 0x024: irmovl $1,%ax # Should not b xcutd 0x02a: irmovl $2,%cx # Should not b xcutd 0x030: irmovl $3,%dx # Should not b xcutd 0x036: irmovl $4,%bx # Should not b xcutd 0x100:.pos 0x100 0x100: Stack: # Stack: Stack pointr quir lots of nops to avoid data hazards 31 CISC 360 aʼ08 Incorrct turn xampl # dmo-rt 0x023: rt 0x024: irmovl $1,%ax # Oops! 0x02a: irmovl $2,%cx # Oops! 0x030: irmovl $3,%dx # Oops! 0x00: irmovl $5,%si # turn Incorrctly xcut 3 instructions followin rt 5 32 CISC 360 aʼ08 r %si val = 0x0 val = 1 dst = %ax val 2 dst = %cx = 3 dst = %dx
9 CISC 360 a2009 Piplin Summary 33 CISC 360 aʼ08
Pipelined Implementation
Lctur 9 Computr rchitctur IV Piplind Implmntation Gnral Principls of Piplinin Goal ifficultis Cratin a Piplind Y86 Procssor arranin SQ Insrtin piplin ristrs Computational xampl Systm 300 ps 20 ps Combinational
More informationGiving credit where credit is due
CSC 230J Computer Organization Processor rchitecture V: aking the Pipelined Implementation ork r. Steve Goddard goddard@cse.unl.edu http://cse.unl.edu/~goddard/courses/csc230j Giving credit where credit
More informationSystems I. Pipelining II. Topics Pipelining hardware: registers and feedback paths Difficulties with pipelines: hazards Method of mitigating hazards
Systems I Pipelining II Topics Pipelining hardware: registers and feedback paths ifficulties with pipelines: hazards Method of mitigating hazards Adding Pipeline Registers val, valm _icode, _valm rite
More informationMichela Taufer CS:APP
ichela Taufer CS:APP Powerpoint Lecture Notes for Computer Systems: A Programmer's Perspective, R. Bryant and. O'Hallaron, Prentice Hall, 2003 Overview 2 CISC 360 Faʼ08 Pipeline Stages W_icode, W_val W
More informationFor Tuesday. Finish Chapter 4. Also, Project 2 starts today
For Tuesday Finish Chapter 4 Also, Project 2 starts today 1 Sequential Y86 Implementation 1. Fetch From icode (4 bits) & ifun (4 bits) [valc (4bytes)] Calc valp 2. Decode: get ra [rb] [%esp] 3. Execute
More informationCS:APP Chapter 4 Computer Architecture Pipelined Implementation
CS:APP Chapter 4 Computer Architecture Pipelined Implementation Part II Randal. Bryant Carnegie ellon University http://csapp.cs.cmu.edu CS:APP Overview ata Hazards ake the pipelined processor work! Instruction
More informationCSC 252: Processor Architecture
S 252: Processor rchitecture Hardware omponents of a omputer System Processor atapath ontrol Input and Output devices 2/21/2008 1 2/21/2008 2 The Principle of bstraction Grouping principle Levels/layers
More informationSequential CPU Implementation.
Sequential CPU Implementation Y86 Instruction Set P259 Byte 0 1 2 3 4 5 nop 0 0 halt 1 0 rrmovl ra, rb 2 0 ra rb irmovl V, rb 3 0 8 rb V rmmovl ra, D(rB) 4 0 ra rb D mrmovl D(rB), ra 5 0 ra rb D OPl ra,
More informationMidterm 2 - Solutions 1
COS 26 Gnral Computr Scinc Spring 999 Midtrm 2 - Solutions. Writ a C function int count(char s[ ]) that taks as input a \ trminatd string and outputs th numbr of charactrs in th string (not including th
More informationY86 Instruction Set. SEQ Hardware Structure. SEQ Stages. Sequential Implementation. Lecture 8 Computer Architecture III.
Building Blocks Combinational Logic Compute Boolean functions of inputs Continuously respond to input changes Operate on data and implement control Storage Elements Store bits Lecture 8 Computer rchitecture
More informationWrap-Up. Lecture 10 Computer Architecture V. Performance Metrics. Overview. CPI for PIPE (Cont.) CPI for PIPE. Clock rate
Lecture 10 Computer Architecture V Overview rap-up of PIP esign Performance analysis etch stage design xceptional conditions odern High-Performance Processors Out-of-order execution rap-up 10 1 atorarkitektur
More informationGiving credit where credit is due
JDEP 284H Foundations of Computer Systems Processor rchitecture III: Sequential Implementation Dr. Steve Goddard goddard@cse.unl.edu Giving credit where credit is due Most of slides for this lecture are
More informationWrap-Up. Lecture 10 Computer Architecture V. Performance Metrics. Overview. CPI for PIPE (Cont.) CPI for PIPE. Clock rate
Lecture 10 Computer Architecture V Overview rap-up of PIP esign Performance analysis etch stage design xceptional conditions rap-up Performance etrics Clock rate easured in egahertz or Gigahertz unction
More informationWrap-Up. CS:APP Chapter 4 Computer Architecture. Overview. Performance Metrics. CPI for PIPE. Randal E. Bryant. Carnegie Mellon University
CS:APP Chapter 4 Computer Architecture rap-up Overview rap-up of PIP esign Performance analysis etch stage design xceptional conditions odern High-Performance Processors Out-of-order execution Randal.
More informationCISC Fall 2009
Michela Taufer October 20, 2009 Powerpoint Lecture Notes for Computer Systems: A Programmer's Perspective, R. Bryant and D. O'Hallaron, Prentice Hall, 2003 Y86 Instruction Set Byte 0 1 2 3 4 5 nop 0 0
More informationMotivation. Synthetic OOD concepts and reuse Lecture 4: Separation of concerns. Problem. Solution. Deleting composites that share parts. Or is it?
Synthtic OOD concpts and rus Lctur 4: Sparation of concrns Topics: Complx concrn: Mmory managmnt Exampl: Complx oprations on composit structurs Problm: Mmory laks Solution: Rfrnc counting Motivation Suppos
More informationTo Do. Advanced Computer Graphics. Motivation. Mesh Data Structures. Outline. Mesh Data Structures. Desirable Characteristics 1
Advancd Computr Graphics CSE 63 [Spring 208], Lctur 7 Ravi Ramamoorthi http://www.cs.ucsd.du/~ravir To Do Assignmnt, Du Apr 27 Any last minut issus or difficultis? Starting Gomtry Procssing Assignmnt 2
More informationGiving credit where credit is due
CSC 230J Computer Organization Processor Architecture VI: rap-up r. Steve Goddard goddard@cse.unl.edu Giving credit where credit is due ost of slides for this lecture are based on slides created by r.
More informationSystems I. Datapath Design II. Topics Control flow instructions Hardware for sequential machine (SEQ)
Systems I Datapath Design II Topics Control flow instructions Hardware for sequential machine (SEQ) Executing Jumps jxx Dest 7 fn Dest fall thru: XX XX Not taken target: XX XX Taken Fetch Decode Read 5
More informationCS:APP Chapter 4 Computer Architecture Sequential Implementation
CS:APP Chapter 4 Computer Architecture Sequential Implementation Randal E. Bryant Carnegie Mellon University http://csapp.cs.cmu.edu CS:APP Y86 Instruction Set Byte 0 1 2 3 4 5 nop 0 0 halt 1 0 rrmovl
More informationSequential Implementation
CS:APP Chapter 4 Computer Architecture Sequential Implementation Randal E. Bryant adapted by Jason Fritts http://csapp.cs.cmu.edu CS:APP2e Hardware Architecture - using Y86 ISA For learning aspects of
More informationWorkbook for Designing Distributed Control Applications using Rockwell Automation s HOLOBLOC Prototyping Software John Fischer and Thomas O.
Workbook for Dsigning Distributd Control Applications using Rockwll Automation s HOLOBLOC Prototyping Softwar John Fischr and Thomas O. Bouchr Working Papr No. 05-017 Introduction A nw paradigm for crating
More informationI - Pre Board Examination
Cod No: S-080 () Total Pags: 06 KENDRIYA VIDYALAYA SANGATHAN,GUWHATI REGION I - Pr Board Examination - 04-5 Subjct Informatics Practics (Thory) Class - XII Tim: 3 hours Maximum Marks : 70 Instruction :
More informationSystems in Three Variables. No solution No point lies in all three planes. One solution The planes intersect at one point.
3-5 Systms in Thr Variabls TEKS FOCUS VOCABULARY TEKS (3)(B) Solv systms of thr linar quations in thr variabls by using Gaussian limination, tchnology with matrics, and substitution. Rprsntation a way
More informationCISC: Stack-intensive procedure linkage. [Early] RISC: Register-intensive procedure linkage.
CISC: Stack-intensive procedure linkage. The stack is used for procedure arguments and return addresses. [Early] RISC: Register-intensive procedure linkage. Registers are used for procedure arguments and
More informationCS:APP Chapter 4 Computer Architecture Wrap-Up Randal E. Bryant Carnegie Mellon University
CS:APP Chapter 4 Computer Architecture Wrap-Up Randal E. Bryant Carnegie Mellon University http://csapp.cs.cmu.edu CS:APP Overview Wrap-Up of PIPE Design Performance analysis Fetch stage design Exceptional
More informationWhere Have We Been? Logic Design in HCL. Assembly Language Instruction Set Architecture (Y86) Finite State Machines
Where Have We Been? Assembly Language Instruction Set Architecture (Y86) Finite State Machines States and Transitions Events Where Are We Going? Tracing Instructions at the Register Level Build a CPU!
More information2 Mega Pixel. HD-SDI Bullet Camera. User Manual
2 Mga Pixl HD-SDI Bullt Camra Usr Manual Thank you for purchasing our product. This manual is only applicabl to SDI bullt camras. Thr may b svral tchnically incorrct placs or printing rrors in this manual.
More informationCS:APP Guide to Y86 Processor Simulators
CS:APP Guide to Y86 Processor Simulators Randal E. Bryant David R. O Hallaron November 4, 2004 Copyright c 2002, R. E. Bryant, D. R. O Hallaron. All rights reserved. 1 This document describes the processor
More informationTo Do. Mesh Data Structures. Mesh Data Structures. Motivation. Outline. Advanced Computer Graphics (Fall 2010) Desirable Characteristics 1
Advancd Computr Graphics (Fall 200) CS 283, Lctur 5: Msh Data Structurs Ravi Ramamoorthi http://inst.cs.brkly.du/~cs283/fa0 To Do Assignmnt, Du Oct 7. Start rading and working on it now. Som parts you
More informationChapter 4! Processor Architecture!!
Chapter 4! Processor Architecture!! Sequential Implementation! Instructor: Dr. Hyunyoung Lee! Texas A&M University! Based on slides provided by Randal E. Bryant, CMU Topics Covered! Hardware Control Language
More informationGiving credit where credit is due
CSCE 230J Computer Organization Processor Architecture III: Sequential Implementation Dr. Steve Goddard goddard@cse.unl.edu http://cse.unl.edu/~goddard/courses/csce230j Giving credit where credit is due
More information8.3 INTEGRATION BY PARTS
8.3 Intgration By Parts Contmporary Calculus 8.3 INTEGRATION BY PARTS Intgration by parts is an intgration mthod which nabls us to find antidrivativs of som nw functions such as ln(x) and arctan(x) as
More informationCS:APP Chapter 4! Computer Architecture! Sequential! Implementation!
CS:APP Chapter 4! Computer Architecture! Sequential! Implementation! Randal E. Bryant! Carnegie Mellon University! http://csapp.cs.cmu.edu CS:APP2e! Y86 Instruction Set #1! Byte! 0 1 2 3 4 5 halt 0 0 nop
More informationShift. Reduce. Review: Shift-Reduce Parsing. Bottom-up parsing uses two actions: Bottom-Up Parsing II. ABC xyz ABCx yz. Lecture 8.
Rviw: Shift-Rduc Parsing Bottom-up parsing uss two actions: Bottom-Up Parsing II Lctur 8 Shift ABC xyz ABCx yz Rduc Cbxy ijk CbA ijk Prof. Aikn CS 13 Lctur 8 1 Prof. Aikn CS 13 Lctur 8 2 Rcall: h Stack
More informationProblem Set 1 (Due: Friday, Sept. 29, 2017)
Elctrical and Computr Enginring Mmorial Univrsity of Nwfoundland ENGI 9876 - Advancd Data Ntworks Fall 2017 Problm St 1 (Du: Friday, Spt. 29, 2017) Qustion 1 Considr a communications path through a packt
More informationCISC324: Operating Systems. Assignment 1
SCHOOL OF COMPUTING, QUEEN S UNIVERSITY CISC324: Operating Systems Assignment 1 due Tuesday, Jan 22 at the 10:30 lecture January 5, 2019 Student Full Name: Student Number: Group Number: 1 1 COMPUTER ARCHITECTURE
More informationComputer Science 104:! Y86 & Single Cycle Processor Design!
Computer Science 104: Y86 & Single Cycle Processor Design Alvin R. Lebeck Slides based on those from Randy Bryant CS:APP Administrative HW #4 Due tomorrow tonight HW #5 up soon ing: 4.1-4.3 Today Review
More informationBackground: Sequential processor design. Computer Architecture and Systems Programming , Herbstsemester 2013 Timothy Roscoe
Background: Sequential processor design Computer Architecture and Systems Programming 252 0061 00, Herbstsemester 2013 Timothy Roscoe Overview Y86 instruction set architecture Processor state Instruction
More informationProcessor Architecture II! Sequential! Implementation!
Processor Architecture II! Sequential! Implementation! Lecture 6, April 14 th 2011 Alexandre David Slides by Randal E. Bryant! Carnegie Mellon University! Y86 Instruction Set! Byte! 0 1 2 3 4 5 nop 0 0
More informationEE 231 Fall EE 231 Homework 10 Due November 5, 2010
EE 23 Fall 2 EE 23 Homwork Du Novmbr 5, 2. Dsign a synhronous squntial iruit whih gnrats th following squn. (Th squn should rpat itslf.) (a) Draw a stat transition diagram for th iruit. This is a systm
More informationCS:APP Chapter 4 Computer Architecture Sequential Implementation
CS:APP Chapter 4 Computer Architecture Sequential Implementation Randal E. Bryant Carnegie Mellon University http://csapp.cs.cmu.edu CS:APP Y86 Instruction Set Byte 0 1 2 3 4 5 nop 0 0 halt 1 0 rrmovl
More informationGod created the integers, all else is the work of man Leopold Kronecker
Sequential Hardware God created the integers, all else is the work of man Leopold Kronecker (He believed in the reduction of all mathematics to arguments involving only the integers and a finite number
More informationComputer Science 104:! Y86 & Single Cycle Processor Design!
Computer Science 104:! Y86 & Single Cycle Processor Design! Alvin R. Lebeck! Slides based on those from Randy Bryant 1! CS:APP! CS:APP! Administrative! 2! CS:APP! Instruction Set Architecture! Application!
More informationThe Network Layer: Routing Algorithms. The Network Layer: Routing & Addressing Outline
PS 6 Ntwork Programming Th Ntwork Layr: Routing lgorithms Michl Wigl partmnt of omputr Scinc lmson Univrsity mwigl@cs.clmson.du http://www.cs.clmson.du/~mwigl/courss/cpsc6 Th Ntwork Layr: Routing & ddrssing
More informationComputer Science 104:! Y86 & Single Cycle Processor Design!
Computer Science 104: Y86 & Single Cycle Processor Design Alvin R. Lebeck Slides based on those from Randy Bryant 1 CS:APP Administrative Homework #4 My office hours today 11:30-12:30 Reading: text 4.3
More informationCPSC 826 Internetworking. The Network Layer: Routing & Addressing Outline. The Network Layer: Routing Algorithms. Routing Algorithms Taxonomy
PS Intrntworking Th Ntwork Layr: Routing & ddrssing Outlin Th Ntwork Layr: Routing lgorithms Michl Wigl partmnt of omputr Scinc lmson Univrsity mwigl@cs.clmson.du Novmbr, Ntwork layr functions Routr architctur
More informationVirtual Machine Tutorial
Virtual Machine Tutorial CSA2201 Compiler Techniques Gordon Mangion Virtual Machine A software implementation of a computing environment in which an operating system or program can be installed and run.
More informationAbout Notes And Symbols
About Nots And Symbols by Batric Wildr Contnts Sht 1 Sht 2 Sht 3 Sht 4 Sht 5 Sht 6 Sht 7 Sht 8 Sht 9 Sht 10 Sht 11 Sht 12 Sht 13 Sht 14 Sht 15 Sht 16 Sht 17 Sht 18 Sht 19 Sht 20 Sht 21 Sht 22 Sht 23 Sht
More informationCS 31: Intro to Systems ISAs and Assembly. Kevin Webb Swarthmore College February 9, 2016
CS 31: Intro to Systems ISAs and Assembly Kevin Webb Swarthmore College February 9, 2016 Reading Quiz Overview How to directly interact with hardware Instruction set architecture (ISA) Interface between
More informationComputer Organization Chapter 4. Prof. Qi Tian Fall 2013
Computer Organization Chapter 4 Prof. Qi Tian Fall 2013 1 Topics Dec. 6 (Friday) Final Exam Review Record Check Dec. 4 (Wednesday) 5 variable Karnaugh Map Quiz 5 Dec. 2 (Monday) 3, 4 variables Karnaugh
More informationCS 31: Intro to Systems ISAs and Assembly. Kevin Webb Swarthmore College September 25, 2018
CS 31: Intro to Systems ISAs and Assembly Kevin Webb Swarthmore College September 25, 2018 Overview How to directly interact with hardware Instruction set architecture (ISA) Interface between programmer
More informationStage Computation: Arith/Log. Ops
Stage Computation: Arith/Log. Ops OPl ra, rb Fetch icode:ifun M 1 [PC] ra:rb M 1 [PC+1] Read instruction byte Read register byte back valp PC+2 vala R[rA] valb R[rB] vale valb OP vala Set CC R[rB] vale
More informationReimbursement Requests in WORKS
Rimbursmnt Rqusts in WORKS Important points about Rimbursmnts in Works Rimbursmnt Rqust is th procss by which UD mploys will b rimbursd for businss xpnss paid using prsonal funds. Rimbursmnt Rqust can
More informationDTRB Editor, Support Software for Cell Master
X903594 Vr.1.0 DTRB Editor, Support Softar for Cll Mastr DTRBP-SW-HTC Onr s Manual Vr.1.0 Contnts Chaptr 1 Installation Guid 1. Introduction 1 1-1 Nots 2 1-2 What Is DTRB Editor? 2 1-3 What Is Includd
More informationi e ai E ig e v / gh E la ES h E A X h ES va / A SX il E A X a S
isto C o C or Co r op ra p a py ag yr g ri g g gh ht S S S V V K r V K r M K v M r v M rn v MW n W S r W Sa r W K af r: W K f : a H a M r T H r M rn w T H r Mo ns w T i o S ww c ig on a w c g nd af ww
More informationKENDRIYA VIDYALAYA SANGATHAN, CHENNAI REGION CLASS XII COMMON PRE-BOARD EXAMINATION
KENDRIYA VIDYALAYA SANGATHAN, CHENNAI REGION CLASS XII COMMON PRE-BOARD EXAMINATION 03-4 Sub : Informatics Practics (065) Tim allowd : 3 hours Maximum Marks : 70 Instruction : (i) All qustions ar compulsory
More informationCredits and Disclaimers
Credits and Disclaimers 1 The examples and discussion in the following slides have been adapted from a variety of sources, including: Chapter 3 of Computer Systems 2 nd Edition by Bryant and O'Hallaron
More informationCS 31: Intro to Systems ISAs and Assembly. Martin Gagné Swarthmore College February 7, 2017
CS 31: Intro to Systems ISAs and Assembly Martin Gagné Swarthmore College February 7, 2017 ANNOUNCEMENT All labs will meet in SCI 252 (the robot lab) tomorrow. Overview How to directly interact with hardware
More information2018 How to Apply. Application Guide. BrandAdvantage
2018 How to Apply Application Guid BrandAdvantag Contnts Accssing th Grant Sit... 3 Wlcom pag... 3 Logging in To Pub Charity... 4 Rgistration for Nw Applicants ( rgistr now )... 5 Organisation Rgistration...
More information1. Trace the array for Bubble sort 34, 8, 64, 51, 32, 21. And fill in the following table
1. Trac th array for Bubbl sort 34, 8, 64, 51, 3, 1. And fill in th following tabl bubbl(intgr Array x, Intgr n) Stp 1: Intgr hold, j, pass; Stp : Boolan switchd = TRUE; Stp 3: for pass = 0 to (n - 1 &&
More informationCS:APP Chapter 4 Computer Architecture Wrap-Up Randal E. Bryant Carnegie Mellon University
CS:APP Chapter 4 Computer Architecture Wrap-Up Randal E. Bryant Carnegie Mellon University http://csapp.cs.cmu.edu CS:APP2e Overview Wrap-Up of PIPE Design Exceptional conditions Performance analysis Fetch
More informationTo Do. Advanced Computer Graphics. Motivation. Mesh Data Structures. Outline. Mesh Data Structures. Desirable Characteristics 1
Advancd Computr Graphics CSE 63 [Spring 207], Lctur 7 Ravi Ramamoorthi http://www.cs.ucsd.du/~ravir To Do Assignmnt, Du Apr 28 Any last minut issus or difficultis? Starting Gomtry Procssing Assignmnt 2
More informationCPSC 313, Summer 2013 Final Exam Date: June 24, 2013; Instructor: Mike Feeley
CPSC 313, Summer 2013 Final Exam Date: June 24, 2013; Instructor: Mike Feeley This is a closed-book exam. No outside notes. Electronic calculators are permitted. You may remove the last two pages of the
More informationvoid DoTask1( void); void main(void) { DoTask1( ); void DoTask1_CPP( void); void main(void) { DoTask1_CPP( ); void DoTask1_CPP( void);
void otask( void); You have one task that you run once Concepts and issues of an operating system for a medical device eptember 9 Tutorial continued during eptember 9 Class void main(void) { otask( );
More informationComputer Science 104:! Y86 & Single Cycle Processor Design!
Computer Science 104:! Y86 & Single Cycle Processor Design! Alvin R. Lebeck! Slides based on those from Randy Bryant CS:APP! Administrative! 2! CS:APP! Y86 Instruction Set! Byte! 0 1 2 3 4 5 nop 0 0 halt
More information" dx v(x) $ % You may also have seen this written in shorthand form as. & ' v(x) + u(x) '# % ! d
Calculus II MAT 146 Mthods of Intgration: Intgration by Parts Just as th mthod of substitution is an intgration tchniqu that rvrss th drivativ procss calld th chain rul, Intgration by parts is a mthod
More informationDynamic List-Scheduling with Finite Resources
Dynamic List-Schduling with Finit Rsourcs R.ay A. Kamin I11 Gorg B. Adams I11 Pradp K. Duby Rockwll Intrnational Purdu Univrsity IBM, T.. Watson Rsarch Cntr Collins Commrcial Avionics 125 Elctrical Enginring
More informationcs281: Introduction to Computer Systems CPUlab Datapath Assigned: Oct. 29, Due: Nov. 3
cs281: Introduction to Computer Systems CPUlab Datapath Assigned: Oct. 29, Due: Nov. 3 The objective of this exercise is to familiarize you with the Datapath of the Y86 CPU and to introduce you to the
More informationBuilding a Scanner, Part I
COMP 506 Ric Univrsity Spring 2018 Building a Scannr, Part I sourc cod IR Front End Optimizr Back End IR targt cod Copyright 2018, Kith D. Coopr & Linda Torczon, all rights rsrvd. Studnts nrolld in Comp
More informationGrundlagen Microcontroller Processor Core. Günther Gridling Bettina Weiss
Grundlagen Microcontroller Processor Core Günther Gridling Bettina Weiss 1 Processor Core Architecture Instruction Set Lecture Overview 2 Processor Core Architecture Computes things > ALU (Arithmetic Logic
More informationDue Nov. 6 th, 23:59pm No Late Submissions Accepted
Homework Assignment 3 Fall 2017 Department of Computer Science George Mason University Task: Due Nov. 6 th, 23:59pm No Late Submissions Accepted There are 2 parts to this assignment: part 1: written exercises
More informationDO NOW Geometry Regents Lomac Date. due. Similar by Transformation 6.1 J'' J''' J'''
DO NOW Gomtry Rgnts Lomac 2014-2015 Dat. du. Similar by Transformation 6.1 (DN) Nam th thr rigid transformations and sktch an xampl that illustrats ach on. Nam Pr LO: I can dscrib a similarity transformation,
More informationInstruction Set Architecture
CISC 360 Instruction Set Architecture Michela Taufer October 9, 2008 Powerpoint Lecture Notes for Computer Systems: A Programmer's Perspective, R. Bryant and D. O'Hallaron, Prentice Hall, 2003 Chapter
More informationCISC 360 Instruction Set Architecture
CISC 360 Instruction Set Architecture Michela Taufer October 9, 2008 Powerpoint Lecture Notes for Computer Systems: A Programmer's Perspective, R. Bryant and D. O'Hallaron, Prentice Hall, 2003 Chapter
More informationSoftware. Hardware. x86 basics. ISA View. a brief history of x86 10/6/15. Program, Application. Programming Language. Compiler/Interpreter
x6 basics ISA context and x6 history Translation: Compile C à machine code Disassemble machine code x6 Basics: isters Data movement instructions Memory addressing modes Arithmetic instructions 1 Software
More informationCSE2421 FINAL EXAM SPRING Name KEY. Instructions: Signature
CSE2421 FINAL EXAM SPRING 2013 Name KEY Instructions: This is a closed-book, closed-notes, closed-neighbor exam. Only a writing utensil is needed for this exam. No calculators allowed. If you need to go
More informationTurning C into Object Code Code in files p1.c p2.c Compile with command: gcc -O p1.c p2.c -o p Use optimizations (-O) Put resulting binary in file p
Turning C into Object Code Code in files p1.c p2.c Compile with command: gcc -O p1.c p2.c -o p Use optimizations (-O) Put resulting binary in file p text C program (p1.c p2.c) Compiler (gcc -S) text Asm
More informationA Brief Summary of Draw Tools in MS Word with Examples! ( Page 1 )
A Brif Summary of Draw Tools in MS Word with Exampls! ( Pag 1 ) Click Viw command at top of pag thn Click Toolbars thn Click Drawing! A chckmark appars in front of Drawing! A toolbar appars at bottom of
More informationCSE 272 Assignment 1
CSE 7 Assignmnt 1 Kui-Chun Hsu Task 1: Comput th irradianc at A analytically (point light) For point light, first th nrgy rachd A was calculatd, thn th nrgy was rducd by a factor according to th angl btwn
More informationx86 architecture et similia
x86 architecture et similia 1 FREELY INSPIRED FROM CLASS 6.828, MIT A full PC has: PC architecture 2 an x86 CPU with registers, execution unit, and memory management CPU chip pins include address and data
More informationAV1640 ANAG VISION. 16x4 Character
AV1640 16x4 Character 5x7 dots with cursor 1/16 duty +5V single supply Controller built in (KS0066 or quivalent) B/L driven by pin1 and 2, 15 and 16 or A,K Pin Assignment No. Symbol Function 1 Vss Gnd,
More informationProcess Layout and Function Calls
Process Layout and Function Calls CS 6 Spring 07 / 8 Process Layout in Memory Stack grows towards decreasing addresses. is initialized at run-time. Heap grow towards increasing addresses. is initialized
More informationByte. cmovle 7 1. halt 0 0 addq 6 0 nop 1 0 subq 6 1 cmovxx ra, rb 2 fn ra rb andq 6 2 irmovq V, rb 3 0 F rb V xorq 6 3. cmovl 7 2.
Y86-6 Instruc&on Set Computer rchitecture Sequen&al Implementa&on CSCI 202: Machine rchitecture and Organiza&on Byte 0 2 3 5 6 7 8 9 2 fn r rb irmovq V, rb 3 0 F rb V 0 r rb Pen- Chung Yew epartment Computer
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Warren Hunt, Jr. and Bill Young Department of Computer Sciences University of Texas at Austin Last updated: October 1, 2014 at 12:03 CS429 Slideset 6: 1 Topics
More informationSystems I. Pipelining IV
Systems I Pipelining IV Topics Implementing pipeline control Pipelining and performance analysis Implementing Pipeline Control W icode val val dst dst _icode icode Bch val vala dst dst e_bch Pipe control
More informationAnalysis of Influence AS Path Prepending to the Instability of BGP Routing Protocol.
ISSN : 2355-9365 -Procding of Enginring : Vol.5, No.1 Mart 2018 Pag 1112 Analysis of Influnc AS Path Prpnding to th Instability of BGP Routing Protocol. Hirwandi Agusnam 1, Rndy Munadi 2, Istikmal 3 1,2,3,
More informationTCP Congestion Control. Congestion Avoidance
TCP Congstion Control TCP sourcs chang th snding rat by modifying th window siz: Window = min {Advrtisd window, Congstion Window} Rcivr Transmittr ( cwnd ) In othr words, snd at th rat of th slowst componnt:
More informationJetAdvantage App Handbook
JtAdvantag App Handbook March 2019 HP Inc. maks no warranty of any kind with rgard to this matrial, including, but not limitd to, th implid warrantis of mrchantability and fitnss for a particular purpos.
More informationChapter 4! Processor Architecture!
Chapter 4! Processor Architecture!! Y86 Instruction Set Architecture! Instructor: Dr. Hyunyoung Lee! Texas A&M University! Based on slides provided by Randal E. Bryant, CMU Why Learn Processor Design?!
More informationSecond Part of the Course
CSC 2400: Computer Systems Towards the Hardware 1 Second Part of the Course Toward the hardware High-level language (C) assembly language machine language (IA-32) 2 High-Level Language g Make programming
More informationXML Publisher with connected query: A Primer. Session #30459 March 19, 2012
XML Publishr with connctd qury: A Primr Sssion #30459 March 19, 2012 Agnda/ Contnts Introduction Ovrviw of XMLP Gtting Startd Bst practics for building a basic XMLP rport Connctd Qury Basics Building a
More informationControl Unit. Simulation. Result
Control Unit One of the basic modules for a CPU is the control unit. Our task was to design the control unit with the following functions: sw, lw, beq, bne, j, add, sub, and, or, slt, addi. The implementation
More informationMOBY. Interface Module ASM 472 A B. Table of Contents. Short Description of ASM Configuration, Mounting and Commissioning
Tabl of Contnts Short Dscription of 1 Configuration, Mounting and Commissioning 2 MOBY Intrfac Modul Tchnical Dscription and Programmr s Guid Programming th 3 Sampl Applications 4 Prsnc Chck 5 Troubl-Shooting
More informationSystems I. Datapath Design II. Topics Control flow instructions Hardware for sequential machine (SEQ)
Systems I Datapath Design II Topics Control flow instructions Hardware for sequential machine (SEQ) Executing Jumps jxx Dest 7 fn Dest fall thru: XX XX Not taken target: XX XX Taken Read 5 bytes Increment
More informationx86 Programming I CSE 351 Winter
x86 Programming I CSE 351 Winter 2017 http://xkcd.com/409/ Administrivia Lab 2 released! Da bomb! Go to section! No Luis OH Later this week 2 Roadmap C: car *c = malloc(sizeof(car)); c->miles = 100; c->gals
More informationInterfacing the DP8420A 21A 22A to the AN-538
Intrfacing th DP8420A 21A 22A to th 68000 008 010 INTRODUCTION This application not xplains intrfacing th DP8420A 21A 22A DRAM controllr to th 68000 Thr diffrnt dsigns ar shown and xplaind It is assumd
More informationrunning at 133 MHz bus. A Pentium III 1.26GHz with 512K cache running at 133 MHz bus is an available option. Fits Your Needs
3715 Industrial PCs 15.0" LCD Flat Panl Display DS-371500(E) Xycom Automation's nwst gnration of Industrial PCs is dsignd and tstd for th tough nvironmnts rquird for plant floor us. Our standard PC configurations
More informationCPSC 313, Summer 2013 Final Exam Solution Date: June 24, 2013; Instructor: Mike Feeley
CPSC 313, Summer 2013 Final Exam Solution Date: June 24, 2013; Instructor: Mike Feeley 1 (10 marks) This question is concerned with the general principles of pipelining, dependencies and hazards. First,
More informationEE2007 Microprocessor systems.
EE2007 Microprocessor systems Tutorial 1 Semester 1 AY 2010-11 Ganesh Iyer ganesh.vigneswara@gmail.com (facebook, gtalk) http://ganeshniyer.com About Me I have 3 years of Industry work experience in Bangalore,
More information