Analog IC Schematic Capture. Mentor Graphics 2006
|
|
|
- Shonda Booth
- 5 years ago
- Views:
Transcription
1 Analog IC Schematic Capture Mentor Graphics 2006 Santa Clara University Department of Electrical Engineering Date of Last Revision: February 6, 2007
2 Table of Contents 1. Objective Setup & Preparation Launching IC Studio Creating a project Opening icstudio and assigning the project a name Specifying Location Map Specifying Process files and other settings Creating a Library and Cells Create a New Library Capturing a cell Design Architect Schematic Entry Adding Components and Ports Wiring the components Adding Text / Changing Labels of Components Sizing Transistors & Modifying other Properties Checking & Saving the Schematic Creating a Viewpoint Printing the Schematic Creating a Symbol...19
3 1. Objective This document contains a step-by-step tutorial for Mentor Graphics Design Architect tool to create the schematic of a common source amplifier and to generate a symbol for hierarchal designs.
4 2. Setup & Preparation The set of directives listed below is applicable to users of the Engineering Design Center at Santa Clara University. If you are working in a different environment please check with your system administrator. The steps below are necessary only for the first time to setup the Mentor Graphics environment by changing the settings in your.profile or.cshrc file. Add the following lines in your.profile: setup mentor alias swd= export MGC_WD=\ pwd\ Remember to execute $..profile If using C-shell add the following lines in your.cshrc: source /usr/local/scripts/setup.mentor csh alias swd= export MGC_WD=\ pwd\ Remember to execute $ source.cshrc
5 3. Launching IC Studio On the command line: To Create a directory to contain your projects type: mkdir analogtut To change the current directory to Tutorial type: cd analogtut To open ICSTUDIO type: icstudio& This launches the ICStudio window shown below.
6 4. Creating a project To create a project the follow the three steps given below: 1. Opening icstudio and assigning the project a name On the ICStudio Window Click File > New > Project to create a new project. Click Next in the New project pop-up window Enter the Project name (e.g analog_tutorial) and the Project Location i.e., the name of the directory you created (e.g. analogtut) to contain the project, and click Next in the New project pop-up window.
7 2. Specifying Location Map On the next window that appears Click the Open Location Map Editor button. The Location Map Editor appears. To Add the design kit's standard cell libraries to the location map Click Edit Menu > Add Standard MGC Libraries pull down menu item. Following libraries will be automatically added. /opt/mentor /app/2006.1_sun4os5/icflow_home/mgc_icstd_lib/mgc_ic_commlib /opt/mentor /app/2006.1_sun4os5/icflow_home/mgc_icstd_lib/mgc_ic_comm_qs /opt/mentor /app/2006.1_sun4os5/icflow_home/mgc_icstd_lib/mgc_ic_comm_rf /opt/mentor /app/2006.1_sun4os5/icflow_home/mgc_icstd_lib/device_lib /opt/mentor /app/2006.1_sun4os5/icflow_home/mgc_icstd_lib/generic_lib /opt/mentor /app/2006.1_sun4os5/icflow_home/mgc_icstd_lib/sources_lib /opt/mentor /app/2006.1_sun4os5/icflow_home/mgc_icstd_lib/mgc_ic_verilog /opt/mentor /app/2006.1_sun4os5/icflow_home/mgc_icstd_lib/mgc_ic_macrolib Add the MGC design kit to the location map Click Edit Menu > Add MGC Design Kit. Specify MGC Design Kit path as /opt/mentor /sol/adk2_5 The Library List editor looks as in the figure below. Click OK on the Library List Editor. Click Next on the New Project pop-up window.
8 3. Specifying Process files and other settings Click Open Settings Editor button. The Project tab of the Preferences dialog box appears. Load the process file (tsmc0xx). Process files are present in /opt/mentor /sol/adk2_5/technology/ic/process Load the following rules file to the project: tsmc0xx.rules Rules files are present in /opt/mentor /sol/adk2_5/technology/ic/process o DRC rules file: tsmc0xx.rules o LVS rules file: tsmc0xx.calibre.rules o SDL rules file: tsmc0xx.accusim.rules o PEX rules file: tsmc0xx.calibre.rules NOTE: Select value for XX from 18, 25, and 35 depending on design requirement Fill in any other dialog box field to suit your project needs. Click OK on the Preferences dialog box. Click Next on the New Project pop-up window. View the Summary to make sure all the information is correct. Click Finish.
9 5. Creating a Library and Cells 1. Create a New Library Click New > Library. This opens the Create Library dialog box. Enter the name of the library you want to create (e.g. analogtut). Click OK. The library appears in the ICstudio library pane as well as in the location map.
10 2. Capturing a cell To create a new Schematic cell: Select a library (e.g. analogtut) where you want a cell view to be created Click File > New > View. The Create New View dialog box opens. Enter the Cell Name (e.g. CommonSource). If the cell does not exist, it is created. Specify the View Type as Schematic and click Finish
11 3. Design Architect Design Architect (DA-IC) will open automatically where in you can capture the required cell design. You will see an empty sheet in the Design Architect window. This sheet is where you will draw your schematic by placing the parts for your circuit and wiring them together. Standard devices and circuits are available in the device lib and MACRO LIB palettes which are accessed by clicking on the Library palette button. Click on the Show/Hide Palette Icon indicated below to open Palette Menu. The palette menu will appear on right hand side of the window as shown in the figure below.
12 6. Schematic Entry Now let s start drawing the schematic for the amplifier. 1. Adding Components and Ports Select the parts for your schematic of the amplifier by choosing from a library of components. To place transistors on the sheet: In the palette menu shown alongside, click on Library. In the subsequent palette menu click on Device Lib. Select NMOS (4-pin) and place it on the sheet by clicking on the position you wish to place it. Similarly, place ideal resistors and ideal capacitors as shown. Click BACK to go to the IC Library palette and click on Generic Lib. Place Portin, Portout, VDD and Ground on the sheet.
13 2. Wiring the components To wire up the components: Press function key F3 to wire up the components according to the circuit diagram in Figure. o Pressing F3 activates the wiring command. o Clicking on Cancel in the prompt bar or pressing Esc on your keyboard disables the wire command. Alternatively, wires can be added by using the schematic edit palette or from menu bar by clicking ADD > WIRE
14 3. Adding Text / Changing Labels of Components To change the value or text associated with any components, Point the cursor on that text/value and press SHIFT + F7 (Note You do not have to click/select the text or value. Just point the cursor on the value/text.) A display prompt bar appears at the bottom with the current value/text in the New Value box. Input the new name in this box and click OK. For example: To change the label NET of the PORTIN symbol to VIN, Point the cursor on the text NET near the PORTIN symbol and press SHIFT + F7. A display prompt bar appears at the bottom. Type VIN in the New Value box and click OK. Similarly change the label of PORTOUT symbol from NET to VOUT. Change the values for the capacitors and resistors by pointing to the value and pressing SHIFT + F7. Note: You can also change sizes of transistors, instance names or any other text values associated with any component in the circuit. Alternatively, you can modify multiple properties of a device as explained in the next section. 4. Sizing Transistors & Modifying other Properties To change multiple properties of one device (e.g. NMOS) at a time: Highlight NMOS device, click right mouse button, and select Properties > Edit. In the box that appears, change following properties if needed: INST: M1 L: 5u (drawn length of device: 5 micron) W: 5u (width of device: 5 micron) ASIM_MODEL: NCH (required for simulation) Note: Click on Apply button every time you change any value.
15 If you want to prepare a layout of your circuit and run LVS check, you also need to modify following properties. (If you just want to do simulations, you may skip these two properties) PHY_COMP : mn INSTPAR : $strcat("w=", W, " l=", L) Important: Change the type for INSTPAR property to "expr". Also, you need to type this string carefully, as it is. Specifically, do not forget the spaces in this string, as highlighted below for your reference. $strcat("w=", <space>w,<space> "<space>l=",<space> L) In case, there is no INSTPAR property (or any other required property) listed in the multiple properties table of a device, insert it in the last blank row of the table.
16 7. Checking & Saving the Schematic Now the schematic should look as shown in the figure. Click Check & Save from the schematic > edit palette or check and save your sheet. in the menu bar to Note: If your sheet does not pass check, you cannot simulate the design. Check the log if errors are listed. If your sheet passes all checks you will get the following message in the message pane: Note: "CommonSource/schematic/sheet1" passed check Note: Registering schematic model with part $analogtut/default.group/logic.views/commonsource/part : Common Source Note: Version 1 of part $analogtut/default.group/logic.views/commonsource/part has been written Note: Version 1 of sheet $analogtut/default.group/logic.views/commonsource/schematic/sheet1 has been written
17 8. Creating a Viewpoint To prepare for simulation in DA_IC, a Design Viewpoint needs to be created. The tool automatically creates the viewpoint when you enter into simulation mode. Click on simulation from the schematic edit palette on the RHS Or Click on on the LHS Vertical Icon Bar to enter the simulation mode. Click OK to accept default options and to create a viewpoint. You will use the viewpoint during layout of the circuit. Click on end simulation in the Schematic_sim palette or on the LHS Vertical Icon Bar to end the simulation and get back in schematic edit mode.
18 9. Printing the Schematic To print the schematic: Click File > Print Enter laser in the Printer name box. Do not modify any other settings. Click OK.
19 10. Creating a Symbol Hierarchical design allows you to instantiate lower level cells (circuits) into upper level cells to create a tree structure. Since, at higher levels, we really don't need to see the detailed transistor-level description of the base cells, we create symbols for them. Also we will use this symbol to perform various simulations on the circuit in the simulation tutorial. Make sure that the schematic is checked & saved before making the symbol. To generate a Symbol Automatically: From the menu bar select Tools > Generate Symbol In the Generate symbol dialog box, o Click Choose shape. Notice that variety of shapes are available for the symbol and one can choose any of these shape that best describes the circuit. o Select Buffer and click OK. o Change Min Height to 3 so the symbol is large enough for the labels we have used. o Click the OK button to generate a symbol for the cell. The symbol is created automatically and displayed in a new window as shown below. Do not forget to save this symbol by selecting Check & Save from the symbol_draw palette on the right hand side. You can now use this symbol in other schematics. You can edit symbol by selecting different shapes from right hand palette. The symbol generated for the amplifier is shown in the figure below.
Mentor Graphics VLSI CAD Tutorials
VLSI Design Flow Using Mentor-Graphics Tools Mentor Graphics VLSI CAD Tutorials School of Engineering Santa Clara University Santa Clara, CA 95053 At the Design Center, School of Engineering, of Santa
Introduction to Design Architect
SANTA CLARA UNIVERSITY Dept. of Electrical Engineering Mentor Graphics Tutorials Introduction to Design Architect Yiching Chen Sangeetha Raman S. Krishnan I. Introduction II. This document contains a step-by-step
Layout and Layout Verification. of an Inverter Circuit
Layout and Layout Verification of an Inverter Circuit Santa Clara University Department of Electrical Engineering By Piyush Panwar Under Guidance of Dr Samiha Mourad Date of Last Revision: August 7, 2010
RC Extraction. of an Inverter Circuit
RC Extraction of an Inverter Circuit Santa Clara University Department of Electrical Engineering Under Guidance of Dr Samiha Mourad & Dr Shoba Krishnan Date of Last Revision: February 1, 2010 Copyright
Analog IC Simulation. Mentor Graphics 2006
Analog IC Simulation Mentor Graphics 2006 Santa Clara University Department of Electrical Engineering Date of Last Revision: March 29, 2007 Table of Contents 1. Objective... 3 2. Basic Test Circuit Creation...
CMOS Design Lab Manual
CMOS Design Lab Manual Developed By University Program Team CoreEl Technologies (I) Pvt. Ltd. 1 Objective Objective of this lab is to learn the Mentor Graphics HEP2 tools as well learn the flow of the
FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT
FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT DIC1: Schematic Design Entry, Simulation & Verification DIC2: Schematic Driven Layout Drawing (SDL) Design Rule Check (DRC)
MENTOR GRAPHICS IC DESIGN MANUAL. Schematic & Simulation. Gun Jun K Praveen Jayakar Thomas Zheng Huan Qun
MENTOR GRAPHICS IC DESIGN MANUAL Schematic & Simulation By Gun Jun K Praveen Jayakar Thomas Zheng Huan Qun August 2004 Signal Processing & VLSI Design Laboratory Department of Electrical & Computer Engineering
Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410
Cadence Analog Tutorial 1: Schematic Entry and Transistor Characterization Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group. Revision Notes: July2004 Generate tutorial for
INTRODUCTION TO MENTOR GRAPHICS DESIGN TOOLS
INTRODUCTION TO MENTOR GRAPHICS DESIGN TOOLS 1. RUNNING MENTOR GRAPHICS Erdem S. Erdogan 09.13.2006 Note: These commands can be run remotely via ssh to one of the DSIL machines. If running remotely, ignore
EECS 211 CAD Tutorial. 1. Introduction
EECS 211 CAD Tutorial 1. Introduction This tutorial has been devised to run through all the steps involved in the design and simulation of an audio tone control amplifier using the Mentor Graphics CAD
Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.
Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group. Revision Notes: Aug. 2003 update and edit A. Mason add intro/revision/contents
TUTORIAL 1. V1.1 Update on Sept 17, 2003 ECE 755. Part 1: Design Architect IC
TUTORIAL 1 V1.1 Update on Sept 17, 2003 ECE 755 Part 1: Design Architect IC DA-IC provides a design environment comprising tools to create schematics, symbols and run simulations. The schematic editor
EE115C Digital Electronic Circuits. Tutorial 4: Schematic-driven Layout (Virtuoso XL)
EE115C Digital Electronic Circuits Tutorial 4: Schematic-driven Layout (Virtuoso XL) This tutorial will demonstrate schematic-driven layout on the example of a 2-input NAND gate. Simple Layout (that won
EECE 285 VLSI Design. Cadence Tutorial EECE 285 VLSI. By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski
Cadence Tutorial EECE 285 VLSI By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski 1 Table of Contents Purpose of Cadence 1) The Purpose of Cadence pg. 4 Linux 1) The Purpose of Linux
Virtuoso Schematic Composer
is a schematic design tool from Cadence. In this tutorial you will learn how to put electrical components, make wire connections, insert pins and check for connection error. Start Cadence Custom IC Design
Select the technology library: NCSU_TechLib_ami06, then press OK.
ECE 126 Inverter Tutorial: Schematic & Symbol Creation Created for GWU by Anis Nurashikin Nordin & Thomas Farmer Tutorial adapted from: http://www.ee.ttu.edu/ee/cadence/commondirectory/final%20tutorials/digitalcircuitsimulationusingvirtuoso.doc
Cadence IC Design Manual
Cadence IC Design Manual For EE5518 ZHENG Huan Qun Lin Long Yang Revised on May 2017 Department of Electrical & Computer Engineering National University of Singapore 1 P age Contents 1 INTRODUCTION...
Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter
Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter Introduction This tutorial describes the steps involved in the design and simulation of a CMOS inverter using the Cadence Virtuoso
Virtuoso Layout Editor
This tutorial will cover the basic steps involved in using the Cadence layout editor called Virtuoso, extracting layout, and running simulation on the layout. The inverter layout is used as an example
ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018
ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018 Introduction This project will first walk you through the setup
EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits
EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits Contents Objective:... 2 Part 1: Introduction... 2 Part 2 Simulation of a CMOS Inverter... 3 Part 2.1 Attaching technology information... 3 Part
ANALOG MICROELECTRONICS ( A)
ANALOG MICROELECTRONICS (304-534A) IBM 130 nm CMOS Technology An Introduction to Cadence Virtuoso Layout Tool and the Analog Simulation Environment Prepared By - Azhar A. Chowdhury Updated by Ming Yang
ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool
ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool Contents Contents 1. General 2. Creating and Working On a Layout o 2.1 Undoing/Re-doing an Action o 2.2 Display Options
Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.
Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group. Revision Notes: Jan. 2006 Updated for use with spectre simulator
Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics
Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics Introduction This tutorial describes how to generate a mask layout in the Cadence Virtuoso Layout Editor. Use of DIVA
VLSI Lab Tutorial 1. Cadence Virtuoso Schematic Composer Introduction
VLSI Lab Tutorial 1 Cadence Virtuoso Schematic Composer Introduction 1.0 Introduction The purpose of the first lab tutorial is to help you become familiar with the schematic editor, Virtuoso Schematic
UNIVERSITY OF WATERLOO
UNIVERSITY OF WATERLOO UW ASIC DESIGN TEAM: Cadence Tutorial Description: Part I: Layout & DRC of a CMOS inverter. Part II: Extraction & LVS of a CMOS inverter. Part III: Post-Layout Simulation. The Cadence
Design rule illustrations for the AMI C5N process can be found at:
Cadence Tutorial B: Layout, DRC, Extraction, and LVS Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group. Revised by C Young & Waqar A Qureshi -FS08 Document Contents Introduction
EE261 Computer Project 1: Using Mentor Graphics for Digital Simulation
EE261 Computer Project 1: Using Mentor Graphics for Digital Simulation Introduction In this project, you will begin to explore the digital simulation tools of the Mentor Graphics package available on the
TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION
TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION After finishing a schematic of your design (Tutorial-I), the next step is creating masks which are for
EE 330 Laboratory 3 Layout, DRC, and LVS Fall 2015
EE 330 Laboratory 3 Layout, DRC, and LVS Fall 2015 Contents Objective:... 2 Part 1 Creating a layout... 2 1.1 Run DRC Early and Often... 2 1.2 Create N active and connect the transistors... 3 1.3 Vias...
EE 330 Laboratory 3 Layout, DRC, and LVS
EE 330 Laboratory 3 Layout, DRC, and LVS Spring 2018 Contents Objective:... 2 Part 1 creating a layout... 2 1.1 Run DRC... 2 1.2 Stick Diagram to Physical Layer... 3 1.3 Bulk Connections... 3 1.4 Pins...
This is a brief tutorial about building a Symbol for a Schematic in Cadence IC design tool environment for hierarchical design of schematics.
This is a brief tutorial about building a Symbol for a Schematic in Cadence IC design tool environment for hierarchical design of schematics. 1. > cd work035 2. > cadsetup ams035 3. > virtuoso& IMPORTANT:
Professor Muller Fall 2016 Sameet Ramakrishnan Eric Chang Adapted from prior EE140 and EE141 labs. EE 140/240A Lab 0 Full IC Design Flow
Professor Muller Fall 2016 Sameet Ramakrishnan Eric Chang Adapted from prior EE140 and EE141 labs EE 140/240A Lab 0 Full IC Design Flow In this lab, you will walk through the full process an analog designer
Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)
Amplifier Simulation Tutorial Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5) Yongsuk Choi, Marvin Onabajo This tutorial provides a quick introduction to the use of Cadence tools
LTSPICE MANUAL. For Teaching Module EE4415 ZHENG HAUN QUN. December 2016
LTSPICE MANUAL For Teaching Module EE4415 ZHENG HAUN QUN December 2016 DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINNERING NATIONAL UNIVERSITY OF SINGAPORE Contents 1. Introduction... 2 1.1 Installation...
DC Circuit Simulation
Chapter 2 DC Circuit Simulation 2.1 Starting the Project Manager 1. Select Project Manager from the Start All Program Cadence Release 16.5 Project Manager. 2. Select Allegro PCB Designer (Schematic) from
AMS 0.18 µm PDK Setup and Cadence Tutorial Contributors
AMS 0.18 µm PDK Setup and Cadence Tutorial Contributors Muhammad Ahmed, Sita Asar, and Ayman Fayed, Power Management Research Lab, https://pmrl.osu.edu, Department of Electrical and Computer Engineering,
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Lab #2: Layout and Simulation
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Lab #2: Layout and Simulation NTU IC541CA 1 Assumed Knowledge This lab assumes use of the Electric
Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial
Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial Introduction This tutorial is an introduction to schematic capture and circuit simulation for ENGN1600 using Cadence Virtuoso. These courses
CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)
CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2) Joel Wilder, Aleksandar Milenkovic, ECE Dept., The University of Alabama in Huntsville
EE115C Digital Electronic Circuits. Tutorial 2: Hierarchical Schematic and Simulation
EE115C Digital Electronic Circuits Tutorial 2: Hierarchical Schematic and Simulation The objectives are to become familiar with Virtuoso schematic editor, learn how to create the symbol view of basic primitives,
CES 522: Laboratory Manual for Digital Integrated Circuit Design. Jack Ou, Ph.D.
CES 522: Laboratory Manual for Digital Integrated Circuit Design Jack Ou, Ph.D. September 2011 2 Contents 1 Getting Started with ICStudio 5 1.1 Create a Project Directory.................... 5 1.2 Start
Start ADS and Create an Empty Project
Start ADS and Create an Empty Project Look for a desktop icon or start menu item entitled Advanced Design System 2011 ADS will start up and you will see ultimately: ADS Session 1 click for new project
Revision: February 27, E Main Suite D Pullman, WA (509) Voice and Fax
Xilinx ISE WebPACK Schematic Capture Tutorial Revision: February 27, 2010 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax Overview This tutorial provides instruction for using the Xilinx
CS755 CAD TOOL TUTORIAL
CS755 CAD TOOL TUTORIAL CREATING SCHEMATIC IN CADENCE Shi-Ting Zhou shi-ting@cs.wisc.edu After you have figured out what you want to design, and drafted some pictures and diagrams, it s time to input schematics
Cadence Tutorial. Introduction to Cadence 0.18um, Implementation and Simulation of an inverter. A. Moradi, A. Miled et M. Sawan
Cadence Tutorial Introduction to Cadence 0.18um, Implementation and Simulation of an inverter A. Moradi, A. Miled et M. Sawan Section 1: Introduction to Cadence You will see how to create a new library
VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction
VLSI Lab Tutorial 3 Virtuoso Layout Editing Introduction 1.0 Introduction The purpose of this lab tutorial is to guide you through the design process in creating a custom IC layout for your CMOS inverter
Figure 1: ADE Test Editor
Due to some issues that ADE GXL simulation environment has (probably because of inappropriate setup), we will run simulations in the ADE L design environment, which includes all the necessary tools that
Tutorial 3: Using the Waveform Viewer Introduces the basics of using the waveform viewer. Read Tutorial SIMPLIS Tutorials SIMPLIS provide a range of t
Tutorials Introductory Tutorials These tutorials are designed to give new users a basic understanding of how to use SIMetrix and SIMetrix/SIMPLIS. Tutorial 1: Getting Started Guides you through getting
Setting up an initial ".tcshrc" file
ECE445 Fall 2005 Introduction to SaberSketch The SABER simulator is a tool for computer simulation of analog systems, digital systems and mixed signal systems. SaberDesigner consists of the three tools,
Fall 2008: EE5323 VLSI Design I using Cadence
1 of 23 9/17/2008 6:47 PM Fall 2008: EE5323 VLSI Design I using Cadence This tutorial has been adapted from EE5323 offered in Fall 2007. Thanks to Jie Gu, Prof. Chris Kim and Satish Sivaswamy of the University
Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation
Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation Brittany Duffy EE 330- Integrated Electronics Lab Section B Professor Randy Geiger 1/24/13 Introduction The main goal of this
University of Kansas EECS Circuit Board Fabrication Tutorial for 212 Lab
University of Kansas EECS Circuit Board Fabrication Tutorial for 212 Lab Preparing For Export... 1 Assigning Footprints... 1 Recommended Footprints... 2 No Connects... 3 Design Rules Check... 3 Create
CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout)
CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout) Joel Wilder, Aleksandar Milenkovic, ECE Dept., The University of Alabama in Huntsville Adapted from Virginia Tech, Dept.
Lesson 18: Creating a Hierarchical Block
Lesson 18: Creating a Hierarchical Block Lesson Objectives After you complete this lesson you will be able to: Create hierarchical blocks Copying Schematics between Projects You can copy and paste between
Lesson 14: Property Editor
Lesson 14: Property Editor Lesson Objectives After completing this lesson, you will be able to: Work with Property Filters in the Property Editor Add part and net properties using the Property Editor Using
Tutorial. COPYRIGHT 2014 IGE+XAO. All rights reserved TUTORIAL. Your first steps with SEE Electrical Expert. The specialist of electrical software
TUTORIAL Your first steps with SEE Electrical Expert The specialist of electrical software Page 2 A.1. Conventions used in this tutorial TABLE OF CONTENTS A OVERVIEW... 5 A.1. CONVENTIONS USED IN THIS
PSpice Tutorial. Physics 160 Spring 2006
PSpice Tutorial This is a tutorial designed to guide you through the simulation assignment included in the first homework set. You may either use the program as installed in the lab, or you may install
Editing Multiple Objects. Contents
Editing Multiple Objects Contents Selecting Multiple Objects Inspecting the Objects Editing the Objects Editing Group Objects Step 1. Selecting the Capacitors Step 2. Changing the Comment String Step 3.
TUTORIAL SESSION Technical Group Hoda Najafi & Sunita Bhide
TUTORIAL SESSION 2014 Technical Group Hoda Najafi & Sunita Bhide SETUP PROCEDURE Start the Altium Designer Software. (Figure 1) Ensure that the Files and Projects tabs are located somewhere on the screen.
Tutorial for Cadence SOC Encounter Place & Route
Tutorial for Cadence SOC Encounter Place & Route For Encounter RTL-to-GDSII System 13.15 T. Manikas, Southern Methodist University, 3/9/15 Contents 1 Preliminary Setup... 1 1.1 Helpful Hints... 1 2 Starting
PSpice with Orcad 10
PSpice with Orcad 10 1. Creating Circuits Using PSpice Tutorial 2. AC Analysis 3. Step Response 4. Dependent Sources 5. Variable Phase VSin Source Page 1 of 29 Creating Circuits using PSpice Start Orcad
Exercise 1. Section 2. Working in Capture
Exercise 1 Section 1. Introduction In this exercise, a simple circuit will be drawn in OrCAD Capture and a netlist file will be generated. Then the netlist file will be read into OrCAD Layout. In Layout,
The original document link is
Tutorial:Analog Artist with HSPICE The original document link is http://www.eda.ncsu.edu/wiki/tutorial:analog_artist_with_hspice This tutorial will introduce you to the Cadence Environment: specifically
EE 330 Spring Laboratory 2: Basic Boolean Circuits
EE 330 Spring 2013 Laboratory 2: Basic Boolean Circuits Objective: The objective of this experiment is to investigate methods for evaluating the performance of Boolean circuits. Emphasis will be placed
AiM User Guide. Race Studio 3 Track Manager. Release 1.00
AiM User Guide Race Studio 3 Track Manager Release 1.00 1 Introduction Track Manager is the Race Studio 3 section dedicated to tracks management. Here is possible to create and delete new tracks, modify
Complete Tutorial (Includes Schematic & Layout)
Complete Tutorial (Includes Schematic & Layout) Download 1. Go to the "Download Free PCB123 Software" button or click here. 2. Enter your e-mail address and for your primary interest in the product. (Your
Note: For more information on creating labels in CDS, watch Volume 22 of the Fast Class Update: Label Creation.
Information used to create labels the Client Data System (CDS) can be exported out of CDS and used to create labels in Microsoft Word. In Word, you can make changes to the style, size, and color of fonts
MEMS Pro v5.1 Layout Tutorial Physical Design Mask complexity
MEMS Pro v5.1 Layout Tutorial 1 Physical Design Mask complexity MEMS masks are complex with curvilinear geometries Verification of manufacturing design rules is important Automatic generation of mask layout
ECE C61: Computer Architecture Design Mentor Graphics Tutorial Introduction Window Environment The Mentor Graphics Falcon Framework Tutorial Format
January 20, 2000 ECE C61: Computer Architecture Design Mentor Graphics Tutorial Introduction The purpose of this tutorial is to introduce you to the software you will be using to complete the project of
EE434 ASIC & Digital Systems. From Layout to SPICE Simulation (Virtuoso, Calibre, HSpice) Spring 2017 Dae Hyun Kim
EE434 ASIC & Digital Systems From Layout to SPICE Simulation (Virtuoso, Calibre, HSpice) Spring 2017 Dae Hyun Kim daehyun@eecs.wsu.edu 1 Preparation for Lab2 Download the following file into your working
EE 210 Lab Assignment #2: Intro to PSPICE
EE 210 Lab Assignment #2: Intro to PSPICE ITEMS REQUIRED None Non-formal Report due at the ASSIGNMENT beginning of the next lab no conclusion required Answers and results from all of the numbered, bolded
Design Flow Highlights
Design Flow Highlights Components Selection turboconfigurator Output Documentation Special Functionality Library Control System Schematic Capture Transfer 3D Models Export and Import designs (Important
Cadence Schematic Tutorial. EEE5320/EEE4306 Fall 2015 University of Florida ECE
Cadence Schematic Tutorial EEE5320/EEE4306 Fall 2015 University of Florida ECE 1 Remote access You may access the Linux server directly from the NEB Computer Lab using your GatorLink username and password.
More information can be found in the Cadence manuals Virtuoso Layout Editor User Guide and Cadence Hierarchy Editor User Guide.
Chapter 6 Building with Layout This chapter consists of two parts. The first describes the generation of layout views and the second deals with the various tools used for verifying the layout, both physical
Using OrCAD Layout Plus A Simple Guide
Using OrCAD Layout Plus A Simple Guide Written by Jose Cabral September 2006 Revised by Nithin Raghunathan 1 SKETCH THE CIRCUIT YOU WISH TO LAYOUT SKETCH THE LAYOUT COM J1 OUTPUT +12 COM -12 COM INPUT
For additional information, please consult the Read-Me and Help documentation or contact Electro-Voice or Dynacord technical support.
Quick Start Guide Hello, and welcome to IRIS-Net software. We want you to get the most from your IRIS-Net projects and encourage you to explore the additional Read-Me and Help documentation provided with
EEC 116 Fall 2011 Lab #1 Cadence Schematic Capture and Layout Tutorial
EEC 116 Fall 2011 Lab #1 Cadence Schematic Capture and Layout Tutorial Dept. of Electrical and Computer Engineering University of California, Davis September 26, 2011 Reading: Rabaey Chapters 1, 2, A,
OrCad & Spice Tutorial By, Ronak Gandhi Syracuse University
OrCad & Spice Tutorial By, Ronak Gandhi Syracuse University Brief overview: OrCad is a suite of tools from Cadence for the design and layout of circuit design and PCB design. We are currently using version
Lab 2. Standard Cell layout.
Lab 2. Standard Cell layout. The purpose of this lab is to demonstrate CMOS-standard cell design. Use the lab instructions and the cadence manual (http://www.es.lth.se/ugradcourses/cadsys/cadence.html)
DRC and LVS checks using Cadence Virtuoso Version 3.0
DRC and LVS checks using Cadence Virtuoso Version 3.0 Start virtuoso l l Open a virtuoso session in the directory which contains the required cds.lib and lib.def files. Command : virtuoso & Open the layout
Actel Libero TM Integrated Design Environment v2.3 Structural Schematic Flow Design Tutorial
Actel Libero TM Integrated Design Environment v2.3 Structural Schematic Flow Design Tutorial 1 Table of Contents Design Flow in Libero TM IDE v2.3 Step 1 - Design Creation 3 Step 2 - Design Verification
How to Get Started. Figure 3
Tutorial PSpice How to Get Started To start a simulation, begin by going to the Start button on the Windows toolbar, then select Engineering Tools, then OrCAD Demo. From now on the document menu selection
ECE 331: Electronics Principles I Fall 2014
ECE 331: Electronics Principles I Fall 2014 Lab #0: Introduction to Computer Modeling and Laboratory Measurements Report due at your registered lab period on the week of Sept. 8-12 Week 1 Accessing Linux
Orcad Tutorial: Oscillator design and Simulation Schematic Design and Simulation in Orcad Capture CIS Full Version
Orcad Tutorial: Oscillator design and Simulation Prof. Law Schematic Design and Simulation in Orcad Capture CIS Full Version Notation: To simplify what one should click to perform a task, the following
TINA-TI Simulation Software. Application Note
TINA-TI Simulation Software Application Note Phil Jaworski Design Team 6 11/16/2012 Abstract TINA-TI is a circuit design and simulation tool created by both Texas Instruments and DesignSoft that has helped
ECE471/571 Energy Ecient VLSI Design
ECE471/571 Energy Ecient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30pm on Friday, January 30 th 2015 Introduction This project will rst walk you through the setup for
Boise State University Digital Systems Laboratory
by S. M. Loo, Arlen Planting Department of Electrical and Computer Engineering Boise State University First Released: Spring 2005 with ISE 6.3i Updated: Fall 2006 with ISE 8.1i Updated: Spring 2009 with
Verifying the Multiplexer Layout
4 This chapter introduces you to interactive verification. You will perform two different tests in the Virtuoso layout editor while using Assura interactive verification products. One test uses the Design
Process technology and introduction to physical
Neuromorphic Engineering II Lab 3, Spring 2014 1 Lab 3 March 10, 2014 Process technology and introduction to physical layout Today you will start to learn to use the Virtuoso layout editor XL which is
ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2019 HW5: Delay and Layout Sunday, February 17th Due: Friday,
Using Cadence Virtuoso, a UNIX based OrCAD PSpice like program, Remotely on a Windows Machine
Using Cadence Virtuoso, a UNIX based OrCAD PSpice like program, Remotely on a Windows Machine A. Launch PuTTY. 1. Load the Saved Session that has Enable X11 forwarding and the Host Name is cvl.ece.vt.edu.
Creating labels in Ticket 2000.
Creating labels in Ticket 2000. Ticket 2000 must be open and ready Option One: NEW LABEL: Click on FILES ICON and in the left hand column select New Label Click on the Common Tab and click once on Thermal
Lesson 5: Creating Heterogeneous Parts
Lesson 5: Creating Heterogeneous Parts Lesson Objectives After you complete this lesson you will be able to: Create a Heterogeneous part Annotate a Heterogeneous part (Optional) Heterogeneous Parts A heterogeneous
Questions? Page 1 of 22
Learn the User Interface... 3 Start BluePrint-PCB... 4 Import CAD Design Data... 4 Create a Panel Drawing... 5 Add a Drill Panel... 5 Selecting Objects... 5 Format the Drill Panel... 5 Setting PCB Image
MS Office Word Tabs & Tables Manual. Catraining.co.uk Tel:
MS Office 2010 Word Tabs & Tables Manual Catraining.co.uk Tel: 020 7920 9500 Table of Contents TABS... 1 BASIC TABS WITH ALIGNMENT... 1 DEFAULT TAB STOP... 1 SET MANUAL TAB STOPS WITH RULER... 2 SET MANUAL
EE 330 Laboratory Experiment Number 11
EE 330 Laboratory Experiment Number 11 Design and Simulation of Digital Circuits using Hardware Description Languages Fall 2017 Contents Purpose:... 3 Background... 3 Part 1: Inverter... 4 1.1 Simulating
EE5323/5324 VLSI Design I/II using Cadence
1 of 18 2009-1-23 23:58 Spring 2009: EE5323/5324 VLSI Design I/II using Cadence This tutorial has been adapted from EE5323 offered in Fall 2007. Thanks to Jie Gu, Prof. Chris Kim and Satish Sivaswamy of