CSE 305. Computer Architecture
|
|
- Augustine Green
- 5 years ago
- Views:
Transcription
1 CSE 305 Computer Architecture
2 Computer Architecture Course Teachers Rifat Shahriyar Johra Muhammad Moosa Textbook Computer Orgaizatio ad Desig (The Hardware/Software Iterface) David A. Patterso ad Joh L. Heessy (5 th Ed.) Homepage
3 Chapter 1 Computer Abstractios ad Techology
4 The Computer Revolutio Progress i computer techology Uderpied by Moore s Law Makes ovel applicatios feasible 1.1 Itroductio Computers i automobiles Cell phoes Huma geome project World Wide Web Search Egies Computers are pervasive Chapter 1 Computer Abstractios ad Techology 4
5 Moore s Law The umber of trasistors i a dese itegrated circuit doubles approximately every two years Named after Gordo Moore, the co-fouder of Itel described a doublig every year revised the forecast to doublig every two years The period is ofte quoted as 18 moths Chapter 1 Computer Abstractios ad Techology 5
6 Moore s Law Chapter 1 Computer Abstractios ad Techology 6
7 Classes of Computers Persoal computers Geeral purpose, variety of software Subject to cost/performace tradeoff Server computers Network based High capacity, performace, reliability Rage from small servers to buildig sized Chapter 1 Computer Abstractios ad Techology 7
8 Classes of Computers Supercomputers High-ed scietific ad egieerig calculatios Highest capability but represet a small fractio of the overall computer market Embedded computers Hidde as compoets of systems Striget power/performace/cost costraits Chapter 1 Computer Abstractios ad Techology 8
9 The PostPC Era Chapter 1 Computer Abstractios ad Techology 9
10 The PostPC Era Persoal Mobile Device (PMD) Battery operated Coects to the Iteret Hudreds of dollars Smart phoes, tablets, electroic glasses Cloud computig Warehouse Scale Computers (WSC) Software as a Service (SaaS) Portio of software ru o a PMD ad a portio ru i the Cloud Amazo ad Google Chapter 1 Computer Abstractios ad Techology 10
11 What You Will Lear How programs are traslated ito the machie laguage Ad how the hardware executes them The hardware/software iterface What determies program performace Ad how it ca be improved How hardware desigers improve performace What is parallel processig Chapter 1 Computer Abstractios ad Techology 11
12 Uderstadig Performace Algorithm Determies umber of operatios executed Programmig laguage, compiler, architecture Determie umber of machie istructios executed per operatio Processor ad memory system Determie how fast istructios are executed I/O system (icludig OS) Determies how fast I/O operatios are executed Chapter 1 Computer Abstractios ad Techology 12
13 Eight Great Ideas Desig for Moore s Law Use abstractio to simplify desig Make the commo case fast Performace via parallelism Performace via pipeliig Performace via predictio Hierarchy of memories 1.2 Eight Great Ideas i Computer Architecture Depedability via redudacy Chapter 1 Computer Abstractios ad Techology 13
14
15 Below Your Program Applicatio software Writte i high-level laguage System software Compiler: traslates HLL code to machie code Operatig System: service code Hardware Hadlig iput/output Maagig memory ad storage Schedulig tasks & sharig resources Processor, memory, I/O cotrollers 1.3 Below Your Program Chapter 1 Computer Abstractios ad Techology 15
16 Levels of Program Code High-level laguage Level of abstractio closer to problem domai Provides for productivity ad portability Assembly laguage Textual represetatio of istructios Hardware represetatio Biary digits (bits) Ecoded istructios ad data Chapter 1 Computer Abstractios ad Techology 16
17 The BIG Picture Same compoets for all kids of computer Desktop, server, embedded 1.4 Uder the Covers Compoets of a Computer Iput/output icludes User-iterface devices Storage devices Display, keyboard, mouse Hard disk, CD/DVD, flash Network adapters For commuicatig with other computers Chapter 1 Computer Abstractios ad Techology 17
18 Aatomy of a Computer Output device Network cable Iput device Iput device Chapter 1 Computer Abstractios ad Techology 18
19 Aatomy of a Mouse Optical mouse LED illumiates desktop Small low-res camera Basic image processor Looks for x, y movemet Buttos & wheel Supersedes roller-ball mechaical mouse Chapter 1 Computer Abstractios ad Techology 19
20 Through the Lookig Glass LCD scree: picture elemets (pixels) Mirrors cotet of frame buffer memory Chapter 1 Computer Abstractios ad Techology 20
21 Touchscree PostPC device Supersedes keyboard ad mouse Resistive ad Capacitive types Most tablets, smart phoes use capacitive Capacitive allows multiple touches simultaeously Chapter 1 Computer Abstractios ad Techology 21
22 Opeig the Box Capacitive multitouch LCD scree 3.8 V, 25 Watt-hour battery Computer board Chapter 1 Computer Abstractios ad Techology 22
23 Iside the Processor (CPU) Datapath: performs operatios o data Cotrol: sequeces datapath, memory, I/O devices... Cache memory Small fast SRAM memory for immediate access to data Chapter 1 Computer Abstractios ad Techology 23
24 Iside the Processor Apple A5 Chapter 1 Computer Abstractios ad Techology 24
25 Iside the Processor AMD Barceloa: 4 processor cores Chapter 1 Computer Abstractios ad Techology 25
26 Iside the Processor Northbridge ad Southbridge Chapter 1 Computer Abstractios ad Techology 26
27 Iside the Processor Northbridge ad Southbridge Chapter 1 Computer Abstractios ad Techology 27
28 Abstractios The BIG Picture Abstractio helps us deal with complexity Hide lower-level detail Istructio set architecture (ISA) The hardware/software iterface Applicatio biary iterface The ISA plus system software iterface Implemetatio The details uderlyig ad iterface Chapter 1 Computer Abstractios ad Techology 28
29 Abstractios Problem Operatig System Iterface betwee Software Architecture ad Hardware Circuits Chapter 1 29
30
31 A Safe Place for Data Volatile mai memory Loses istructios ad data whe power off No-volatile secodary memory Magetic disk Flash memory Optical disk (CDROM, DVD) Chapter 1 Computer Abstractios ad Techology 31
32 Networks Commuicatio ad resource sharig Local area etwork (LAN): Etheret Withi a buildig Wide area etwork (WAN: the Iteret Wireless etwork: WiFi, Bluetooth Chapter 1 Computer Abstractios ad Techology 32
33 Techology Treds Electroics techology cotiues to evolve Icreased capacity ad performace Reduced cost DRAM capacity Year Techology Relative performace/cost 1951 Vacuum tube Trasistor Itegrated circuit (IC) Very large scale IC (VLSI) 2,400, Ultra large scale IC 250,000,000, Techologies for Buildig Processors ad Memory Chapter 1 Computer Abstractios ad Techology 33
34 Defiig Performace Which airplae has the best performace? 1.6 Performace Boeig 777 Boeig 777 Boeig 747 BAC/Sud Cocorde Douglas DC-8-50 Boeig 747 BAC/Sud Cocorde Douglas DC Passeger Capacity Cruisig Rage (miles) Boeig 777 Boeig 777 Boeig 747 BAC/Sud Cocorde Douglas DC-8-50 Boeig 747 BAC/Sud Cocorde Douglas DC Cruisig Speed (mph) Passegers x mph Chapter 1 Computer Abstractios ad Techology 34
35 Respose Time ad Throughput Respose time How log it takes to do a task Idividual computer users iterest Throughput Total work doe per uit time (tasks per hour) Dataceter maagers iterest How are respose time ad throughput affected by Replacig the processor with a faster versio Addig additioal processors to a system that uses multiple processors for separate tasks Chapter 1 Computer Abstractios ad Techology 35
36 Relative Performace Defie Performace = 1/Executio Time X is time faster tha Y Performace Performace X Y = Executio time Y Executio time X = Example: time take to ru a program 10s o A, 15s o B Executio Time B / Executio Time A = 15s / 10s = 1.5 So A is 1.5 times faster tha B Chapter 1 Computer Abstractios ad Techology 36
37 Measurig Executio Time Wall Clock time/elapsed time Total respose time, icludig all aspects Processig, I/O, OS overhead, idle time Determies system performace CPU time Time spet processig a give job Discouts I/O time, other jobs shares Comprises user CPU time ad system CPU time Differet programs are affected differetly by CPU ad system performace Chapter 1 Computer Abstractios ad Techology 37
38 CPU Clockig Operatio of digital hardware govered by a costat-rate clock Clock period Clock (cycles) Data trasfer ad computatio Update state Clock period: duratio of a clock cycle e.g., 250ps = 0.25s = s Clock frequecy (rate): cycles per secod e.g., 4.0GHz = 4000MHz = Hz Chapter 1 Computer Abstractios ad Techology 38
39 CPU Time CPU Time = CPU Clock Cycles Clock Cycle Time Performace improved by = CPU Clock Cycles Clock Rate Reducig umber of clock cycles Icreasig clock rate Hardware desiger must ofte trade off clock rate agaist cycle cout May techiques that decrease the umber of clock cycles may also icrease the clock cycle time Chapter 1 Computer Abstractios ad Techology 39
40 CPU Time Example Computer A: 2GHz clock, 10s CPU time Desigig Computer B Aim for 6s CPU time Ca do faster clock, but causes 1.2 clock cycles How fast must Computer B clock be? Clock Rate B = Clock Cycles CPU Time B B = 1.2 Clock Cycles 6s A Clock Cycles A = CPU Time A Clock Rate A = 10s 2GHz = Clock Rate B = s 9 = s 9 = 4GHz Chapter 1 Computer Abstractios ad Techology 40
41 Istructio Cout ad CPI Clock Cycles = Istructio Cout Cycles per Istructio CPU Time = Istructio Cout CPI Clock Cycle Time Istructio Cout for a program Determied by program, ISA ad compiler Average cycles per istructio Determied by CPU hardware If differet istructios have differet CPI Istructio Cout CPI = Clock Rate Average CPI affected by istructio mix Chapter 1 Computer Abstractios ad Techology 41
42 CPI Example Computer A: Cycle Time = 250ps, CPI = 2.0 Computer B: Cycle Time = 500ps, CPI = 1.2 Same ISA Which is faster, ad by how much? CPU Time A CPU Time B CPU Time B CPU Time A = Istructio Cout CPI A = I ps = I 500ps = Istructio Cout CPI Cycle Time B B = I ps = I 600ps I 600ps = I 500ps = 1.2 Cycle Time A A is faster by this much Chapter 1 Computer Abstractios ad Techology 42
43 CPI i More Detail If differet istructio classes take differet umbers of cycles Clock Cycles = å i= 1 (CPIi Istructio Cout i) Weighted average CPI CPI = Clock Cycles Istructio Cout = å i= 1 æ çcpi è i Istructio Cout i Istructio Cout ö ø Relative frequecy Chapter 1 Computer Abstractios ad Techology 43
44 CPI Example Chapter 1 Computer Abstractios ad Techology 44
45 CPI Example Alterative compiled code sequeces usig istructios i classes A, B, C Class A B C CPI for class IC i sequece IC i sequece Sequece 1: IC = 5 Clock Cycles = = 10 Avg. CPI = 10/5 = 2.0 Sequece 2: IC = 6 Clock Cycles = = 9 Avg. CPI = 9/6 = 1.5 Chapter 1 Computer Abstractios ad Techology 45
46 Performace Summary The BIG Picture CPU Time = Secods Program = Istructios Program Performace depeds o Clock cycles Istructio Secods Clock cycle Algorithm: affects IC, possibly CPI Programmig laguage: affects IC, CPI Compiler: affects IC, CPI Istructio set architecture: affects IC, CPI, T c Chapter 1 Computer Abstractios ad Techology 46
47 Chapter 1 Computer Abstractios ad Techology 47
48 Power Treds 1.7 The Power Wall I CMOS IC techology Power = Capacitive load Voltage 2 Frequecy Chapter 1 Computer Abstractios ad Techology 48
49 Reducig Power Suppose a ew CPU has 85% of capacitive load of old CPU 15% voltage ad 15% frequecy reductio P 4 2 ew Cold 0.85 (Vold 0.85) Fold 0.85 = = 0.85 = 2 P C V F old The power wall old We ca t reduce voltage further We ca t remove more heat old How else ca we improve performace? old 0.52 Chapter 1 Computer Abstractios ad Techology 49
50 Power vs. Performace Chapter 1 Computer Abstractios ad Techology 50
51 Uiprocessor Performace Costraied by power, istructio-level parallelism, memory latecy 1.8 The Sea Chage: The Switch to Multiprocessors Chapter 1 Computer Abstractios ad Techology 51
52 Multiprocessors Multicore microprocessors More tha oe processor per chip Requires explicitly parallel programmig Compare with istructio level parallelism Hardware executes multiple istructios at oce Hidde from the programmer Hard to do Programmig for performace Load balacig Optimizig commuicatio ad sychroizatio Chapter 1 Computer Abstractios ad Techology 52
53 SPEC CPU Bechmark Programs used to measure performace Supposedly typical of actual workload Stadard Performace Evaluatio Corp (SPEC) Develops bechmarks for CPU, I/O, Web, SPEC CPU2006 Elapsed time to execute a selectio of programs Negligible I/O, so focuses o CPU performace Normalize relative to referece machie Summarize as geometric mea of performace ratios CINT2006 (iteger) ad CFP2006 (floatig-poit) 1.9 SPEC CPU Bechmark ÕExecutio timeratio i i= 1 Chapter 1 Computer Abstractios ad Techology 53
54 CINT2006 for Itel Core i7 920 Chapter 1 Computer Abstractios ad Techology 54
55 Pitfall: Amdahl s Law Improvig a aspect of a computer ad expectig a proportioal improvemet i overall performace T improvemet affected T improved = + factor uaffected Example: multiply accouts for 80s/100s How much improvemet i multiply performace to get 5 overall? = + 20 Ca t be doe! T 1.10 Fallacies ad Pitfalls Corollary: make the commo case fast Chapter 1 Computer Abstractios ad Techology 55
56 Fallacy: Low Power at Idle Look back at i7 power bechmark At 100% load: 258W At 50% load: 170W (66%) At 10% load: 121W (47%) Google data ceter Mostly operates at 10% 50% load At 100% load less tha 1% of the time Cosider desigig processors to make power proportioal to load Chapter 1 Computer Abstractios ad Techology 56
57 Pitfall: MIPS as a Performace Metric MIPS: Millios of Istructios Per Secod Does t accout for MIPS = = Differeces i ISAs betwee computers Differeces i complexity betwee istructios Istructio cout Executio time 10 Istructio cout Istructio cout CPI 10 Clock rate 6 6 Clock rate = 6 CPI 10 CPI varies betwee programs o a give CPU Chapter 1 Computer Abstractios ad Techology 57
58 Pitfall: MIPS as a Performace Metric Computer A 10 Billio istructios, 4GHz Clock rate CPI = 1 Computer B 8 Billio istructios, 4GHz Clock rate CPI = 1.1 1) Which has the highest MIPS ratig? 2) Which is faster? Chapter 1 Computer Abstractios ad Techology 58
59 Cocludig Remarks Cost/performace is improvig Due to uderlyig techology developmet Hierarchical layers of abstractio I both hardware ad software Istructio set architecture The hardware/software iterface Executio time: the best performace measure Power is a limitig factor Use parallelism to improve performace 1.11 Cocludig Remarks Chapter 1 Computer Abstractios ad Techology 59
The Computer Revolution. Classes of Computers. Chapter 1
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface 5 th Edition 1 Chapter 1 Computer Abstractions and Technology 1 The Computer Revolution Progress in computer technology Underpinned by Moore
More informationLecture 1: Introduction and Fundamental Concepts 1
Uderstadig Performace Lecture : Fudametal Cocepts ad Performace Aalysis CENG 332 Algorithm Determies umber of operatios executed Programmig laguage, compiler, architecture Determie umber of machie istructios
More informationCOMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. 5 th. Edition. Chapter 1. Computer Abstractions and Technology
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface 5 th Edition Chapter 1 Computer Abstractions and Technology The Computer Revolution Progress in computer technology Underpinned by Moore
More informationCOMPUTER ORGANIZATION AND DESIGN. 5 th Edition. The Hardware/Software Interface. Chapter 1. Computer Abstractions and Technology
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface 5 th Edition Chapter 1 Computer Abstractions and Technology The Computer Revolution Progress in computer technology Underpinned by Moore
More informationChapter 1. The Computer Revolution
Chapter 1 Baback Izadi Division of Engineering Programs bai@engr.newpaltz.edu The Computer Revolution Progress in computer technology Underpinned by Moore s Law Makes novel applications feasible Computers
More informationEECS2021E EECS2021E. The Computer Revolution. Morgan Kaufmann Publishers September 12, Chapter 1 Computer Abstractions and Technology 1
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface RISC-V Edition EECS2021E Computer Organization Fall 2017 These slides are based on the slides by the authors. The slides doesn t include
More informationChapter 1. Computer Abstractions and Technology. Adapted by Paulo Lopes, IST
Chapter 1 Computer Abstractions and Technology Adapted by Paulo Lopes, IST The Computer Revolution Progress in computer technology Sustained by Moore s Law Makes novel and old applications feasible Computers
More informationCOMPUTER ORGANIZATION AND DESIGN. 5 th Edition. The Hardware/Software Interface. Chapter 1. Computer Abstractions and Technology
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface 5 th Edition Chapter 1 Computer Abstractions and Technology Classes of Computers Personal computers General purpose, variety of software
More informationThe Computer Revolution. Chapter 1. The Processor Market. Classes of Computers. Morgan Kaufmann Publishers August 28, 2013
Chapter 1 Computer Abstractions and Technology The Computer Revolution Progress in computer technology Underpinned by Moore s Law Makes novel applications feasible Computers in automobiles Cell phones
More informationComputer Organization and Structure. Bing-Yu Chen National Taiwan University
Computer Organization and Structure Bing-Yu Chen National Taiwan University Textbook D. A. Patterson, J. L. Hennessy. Computer Organization & Design: The Hardware/Software Interface, 5th. ed., Morgan Kaufmann,
More informationResponse Time and Throughput
Response Time and Throughput Response time How long it takes to do a task Throughput Total work done per unit time e.g., tasks/transactions/ per hour How are response time and throughput affected by Replacing
More informationCOMPUTER ARCHITECTURE AND OPERATING SYSTEMS (CS31702)
COMPUTER ARCHITECTURE AND OPERATING SYSTEMS (CS31702) Syllabus Architecture: Basic organization, fetch-decode-execute cycle, data path and control path, instruction set architecture, I/O subsystems, interrupts,
More informationComputer Organization and Structure. Bing-Yu Chen National Taiwan University
Computer Organization and Structure Bing-Yu Chen National Taiwan University Textbook D. A. Patterson, J. L. Hennessy. Computer Organization & Design: The Hardware/Software Interface, 4th. ed., Morgan Kaufmann,
More informationEECS2021. EECS2021 Computer Organization. EECS2021 Computer Organization. Morgan Kaufmann Publishers September 14, 2016
EECS2021 Computer Organization Fall 2015 The slides are based on the publisher slides and contribution from Profs Amir Asif and Peter Lian The slides will be modified, annotated, explained on the board,
More informationComputer Architecture
Computer Architecture Overview Prof. Tie-Fu Che Dept. of Computer Sciece Natioal Chug Cheg Uiv Sprig 2002 Overview- Computer Architecture Course Focus Uderstadig the desig techiques, machie structures,
More informationComputer and Information Sciences College / Computer Science Department CS 207 D. Computer Architecture
Computer and Information Sciences College / Computer Science Department CS 207 D Computer Architecture The Computer Revolution Progress in computer technology Underpinned by Moore s Law Makes novel applications
More informationChapter 1. and Technology
Chapter 1 Computer Abstractions Computer Abstractions and Technology The Computer Revolution Progress in computer technology Underpinned by Moore s Law Makes novel applications feasible Computers in automobiles
More informationChapter 1. Computer Abstractions and Technology. Lesson 2: Understanding Performance
Chapter 1 Computer Abstractions and Technology Lesson 2: Understanding Performance Indeed, the cost-performance ratio of the product will depend most heavily on the implementer, just as ease of use depends
More informationCS2410 Computer Architecture. Flynn s Taxonomy
CS2410 Computer Architecture Dept. of Computer Sciece Uiversity of Pittsburgh http://www.cs.pitt.edu/~melhem/courses/2410p/idex.html 1 Fly s Taxoomy SISD Sigle istructio stream Sigle data stream (SIMD)
More informationTDT4255 Computer Design. Lecture 1. Magnus Jahre
1 TDT4255 Computer Design Lecture 1 Magnus Jahre 2 Outline Practical course information Chapter 1: Computer Abstractions and Technology 3 Practical Course Information 4 TDT4255 Computer Design TDT4255
More informationCOMPUTER ORGANIZATION AND DESIGN
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface 5 th Edition Chapter 1 Computer Abstractions and Technology Course Information Prerequisite: CprE 288 Course Description: (3-2) Cr. 4. Introduction
More informationChapter 1. Computer Abstractions and Technology
Chapter 1 Computer Abstractions and Technology The Computer Revolution Progress in computer technology Underpinned by Moore s Law Makes novel applications feasible Computers in automobiles Cell phones
More informationPerformance, Power, Die Yield. CS301 Prof Szajda
Performance, Power, Die Yield CS301 Prof Szajda Administrative HW #1 assigned w Due Wednesday, 9/3 at 5:00 pm Performance Metrics (How do we compare two machines?) What to Measure? Which airplane has the
More informationCOMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface 5 th Edition. Chapter 1. Computer Abstractions and Technology
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface 5 th Edition Chapter 1 Computer Abstractions and Technology The Computer Revolution Progress in computer technology Underpinned by Moore
More informationRechnerstrukturen
182.690 Rechnerstrukturen Herbert.Gruenbacher@tuwien.ac.at Institut für Technische Informatik Treitlstraße 3, 1040 Wien http://ti.tuwien.ac.at/rts/teaching/courses/cod-ws11 1 incl. CD-ROM < 50 e-book version
More informationAppendix D. Controller Implementation
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Appedix D Cotroller Implemetatio Cotroller Implemetatios Combiatioal logic (sigle-cycle); Fiite state machie (multi-cycle, pipelied);
More informationCSE2021 Computer Organization
CSE2021 Computer Organization Instructor: Gulzar Khuwaja, PhD Department of Electrical Engineering & Computer Science Lassonde School of Engineering York University CSE2021 Computer Organization Instructor:
More informationFundamentals of. Chapter 1. Microprocessor and Microcontroller. Dr. Farid Farahmand. Updated: Tuesday, January 16, 2018
Fudametals of Chapter 1 Microprocessor ad Microcotroller Dr. Farid Farahmad Updated: Tuesday, Jauary 16, 2018 Evolutio First came trasistors Itegrated circuits SSI (Small-Scale Itegratio) to ULSI Very
More informationCSE2021 Computer Organization
CSE2021 Computer Organization Instructor: Gulzar Khuwaja, PhD Department of Electrical Engineering & Computer Science Lassonde School of Engineering York University CSE2021 Computer Organization Instructor:
More informationCSE2021 Computer Organization. Computer Abstractions and Technology
CSE2021 Computer Organization Chapter 1 Computer Abstractions and Technology Instructor: Prof. Peter Lian Department of Electrical Engineering & Computer Science Lassonde School of Engineering York University
More informationMorgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5
Morga Kaufma Publishers 26 February, 28 COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 5 Set-Associative Cache Architecture Performace Summary Whe CPU performace icreases:
More informationCOMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor. Part A Datapath Design
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter The Processor Part A path Desig Itroductio CPU performace factors Istructio cout Determied by ISA ad compiler. CPI ad
More informationCSC 220: Computer Organization Unit 11 Basic Computer Organization and Design
College of Computer ad Iformatio Scieces Departmet of Computer Sciece CSC 220: Computer Orgaizatio Uit 11 Basic Computer Orgaizatio ad Desig 1 For the rest of the semester, we ll focus o computer architecture:
More informationChapter 1. Computer Abstractions and Technology
Chapter 1 Computer Abstractions and Technology Goals Understand the how and why of computer system organization Instruction Set Architecture (ISA) System Organization (processor, memory, I/O) Microarchitecture:
More informationComputer Systems - HS
What have we leared so far? Computer Systems High Level ENGG1203 2d Semester, 2017-18 Applicatios Sigals Systems & Cotrol Systems Computer & Embedded Systems Digital Logic Combiatioal Logic Sequetial Logic
More informationEE University of Minnesota. Midterm Exam #1. Prof. Matthew O'Keefe TA: Eric Seppanen. Department of Electrical and Computer Engineering
EE 4363 1 Uiversity of Miesota Midterm Exam #1 Prof. Matthew O'Keefe TA: Eric Seppae Departmet of Electrical ad Computer Egieerig Uiversity of Miesota Twi Cities Campus EE 4363 Itroductio to Microprocessors
More informationSyllabus. Chapter 1. Course Goals. Course Information. Course Goals. Course Information
COMPUTER ORGNIZTION ND DESIGN The Hardware/Software Interface 5 th Edition Syllabus Chapter 1 Computer bstractions and Technology Course syllabus is posted online http://class.ee.iastate.edu/cpre381/syllabu
More informationOutline Marquette University
COEN-4710 Computer Hardware Lecture 1 Computer Abstractions and Technology (Ch.1) Cristinel Ababei Department of Electrical and Computer Engineering Credits: Slides adapted primarily from presentations
More informationCourse Site: Copyright 2012, Elsevier Inc. All rights reserved.
Course Site: http://cc.sjtu.edu.c/g2s/site/aca.html 1 Computer Architecture A Quatitative Approach, Fifth Editio Chapter 2 Memory Hierarchy Desig 2 Outlie Memory Hierarchy Cache Desig Basic Cache Optimizatios
More informationCOMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor. Single-Cycle Disadvantages & Advantages
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 4 The Processor Pipeliig Sigle-Cycle Disadvatages & Advatages Clk Uses the clock cycle iefficietly the clock cycle must
More informationCOMPUTER ORGANIZATION AND. Editio. The Hardware/Software Interface. Chapter 1. Computer Abstractions and Technology
ARM D COMPUTER ORGANIZATION AND Editio The Hardware/Software Interface Chapter 1 Computer Abstractions and Technology Modified and extended by R.J. Leduc - 2016 n Progress in computer technology Rapidly
More informationComputer Graphics Hardware An Overview
Computer Graphics Hardware A Overview Graphics System Moitor Iput devices CPU/Memory GPU Raster Graphics System Raster: A array of picture elemets Based o raster-sca TV techology The scree (ad a picture)
More informationn Explore virtualization concepts n Become familiar with cloud concepts
Chapter Objectives Explore virtualizatio cocepts Become familiar with cloud cocepts Chapter #15: Architecture ad Desig 2 Hypervisor Virtualizatio ad cloud services are becomig commo eterprise tools to
More informationChapter 1. Introduction to Computers and C++ Programming. Copyright 2015 Pearson Education, Ltd.. All rights reserved.
Chapter 1 Itroductio to Computers ad C++ Programmig Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Overview 1.1 Computer Systems 1.2 Programmig ad Problem Solvig 1.3 Itroductio to C++ 1.4 Testig
More informationCSCI 402: Computer Architectures. Computer Abstractions and Technology (4) Fengguang Song Department of Computer & Information Science IUPUI.
CSCI 402: Computer Architectures Computer Abstractions and Technology (4) Fengguang Song Department of Computer & Information Science IUPUI Contents 1.7 - End of Chapter 1 Power wall The multicore era
More informationMultiprocessors. HPC Prof. Robert van Engelen
Multiprocessors Prof. Robert va Egele Overview The PMS model Shared memory multiprocessors Basic shared memory systems SMP, Multicore, ad COMA Distributed memory multicomputers MPP systems Network topologies
More informationComputer Architecture. Fall Dongkun Shin, SKKU
Computer Architecture Fall 2018 1 Syllabus Instructors: Dongkun Shin Office : Room 85470 E-mail : dongkun@skku.edu Office Hours: Wed. 15:00-17:30 or by appointment Lecture notes nyx.skku.ac.kr Courses
More informationCOMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor Advanced Issues
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 4 The Processor Advaced Issues Review: Pipelie Hazards Structural hazards Desig pipelie to elimiate structural hazards.
More informationPython Programming: An Introduction to Computer Science
Pytho Programmig: A Itroductio to Computer Sciece Chapter 1 Computers ad Programs 1 Objectives To uderstad the respective roles of hardware ad software i a computig system. To lear what computer scietists
More informationEIE/ENE 334 Microprocessors
EIE/ENE 334 Microprocessors Lecture 01: Introduction to Digital Computer System Week #01: Dejwoot KHAWPARISUTH Adapted from Computer Organization and Design, 4 th Edition, Patterson & Hennessy, 2009, Elsevier
More informationMaster Informatics Eng. 2017/18. A.J.Proença. Memory Hierarchy. (most slides are borrowed) AJProença, Advanced Architectures, MiEI, UMinho, 2017/18 1
Advaced Architectures Master Iformatics Eg. 2017/18 A.J.Proeça Memory Hierarchy (most slides are borrowed) AJProeça, Advaced Architectures, MiEI, UMiho, 2017/18 1 Itroductio Programmers wat ulimited amouts
More informationCS3350B Computer Architecture. Introduction
CS3350B Computer Architecture Winter 2015 Introduction Marc Moreno Maza www.csd.uwo.ca/courses/cs3350b What is a computer? 2 What is a computer? 3 What is a computer? 4 What is a computer? 5 The Computer
More informationAPPLICATION NOTE PACE1750AE BUILT-IN FUNCTIONS
APPLICATION NOTE PACE175AE BUILT-IN UNCTIONS About This Note This applicatio brief is iteded to explai ad demostrate the use of the special fuctios that are built ito the PACE175AE processor. These powerful
More informationCOMP Parallel Computing. PRAM (1): The PRAM model and complexity measures
COMP 633 - Parallel Computig Lecture 2 August 24, 2017 : The PRAM model ad complexity measures 1 First class summary This course is about parallel computig to achieve high-er performace o idividual problems
More informationComputer Organization & Assembly Language Programming (CSE 2312)
Computer Organization & Assembly Language Programming (CSE 2312) Lecture 3 Taylor Johnson Summary from Last Time Binary to decimal, decimal to binary, ASCII Structured computers Multilevel computers and
More informationCS3350B Computer Architecture CPU Performance and Profiling
CS3350B Computer Architecture CPU Performance and Profiling Marc Moreno Maza http://www.csd.uwo.ca/~moreno/cs3350_moreno/index.html Department of Computer Science University of Western Ontario, Canada
More informationMulti-Threading. Hyper-, Multi-, and Simultaneous Thread Execution
Multi-Threadig Hyper-, Multi-, ad Simultaeous Thread Executio 1 Performace To Date Icreasig processor performace Pipeliig. Brach predictio. Super-scalar executio. Out-of-order executio. Caches. Hyper-Threadig
More informationElementary Educational Computer
Chapter 5 Elemetary Educatioal Computer. Geeral structure of the Elemetary Educatioal Computer (EEC) The EEC coforms to the 5 uits structure defied by vo Neuma's model (.) All uits are preseted i a simplified
More informationThomas Polzer Institut für Technische Informatik
Thomas Polzer tpolzer@ecs.tuwien.ac.at Institut für Technische Informatik Computer Organization and Design The Hardware / Software Interface David A. Patterson and John L. Hennessy Course based on the
More informationAnalysis Metrics. Intro to Algorithm Analysis. Slides. 12. Alg Analysis. 12. Alg Analysis
Itro to Algorithm Aalysis Aalysis Metrics Slides. Table of Cotets. Aalysis Metrics 3. Exact Aalysis Rules 4. Simple Summatio 5. Summatio Formulas 6. Order of Magitude 7. Big-O otatio 8. Big-O Theorems
More informationChapter 3. Floating Point Arithmetic
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 3 Floatig Poit Arithmetic Review - Multiplicatio 0 1 1 0 = 6 multiplicad 32-bit ALU shift product right multiplier add
More informationThe University of Adelaide, School of Computer Science 22 November Computer Architecture. A Quantitative Approach, Sixth Edition.
Computer Architecture A Quatitative Approach, Sixth Editio Chapter 2 Memory Hierarchy Desig 1 Itroductio Programmers wat ulimited amouts of memory with low latecy Fast memory techology is more expesive
More informationComputer Organization and Design: The Hardware/Software Interface by Patterson and Hennessy
Computer Organization and Design: The Hardware/Software Interface by Patterson and Hennessy Chapter 1: Computer Abstraction and Technology Gi-Ho Park Dept. of Computer Engineering Sejong University 1 1.
More informationUNIVERSITY OF MORATUWA
UNIVERSITY OF MORATUWA FACULTY OF ENGINEERING DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING B.Sc. Egieerig 2014 Itake Semester 2 Examiatio CS2052 COMPUTER ARCHITECTURE Time allowed: 2 Hours Jauary 2016
More informationComputer Architecture ELEC3441
CPU-Memory Bottleeck Computer Architecture ELEC44 CPU Memory Lecture 8 Cache Dr. Hayde Kwok-Hay So Departmet of Electrical ad Electroic Egieerig Performace of high-speed computers is usually limited by
More informationDefining Performance. Performance. Which airplane has the best performance? Boeing 777. Boeing 777. Boeing 747. Boeing 747
Defining Which airplane has the best performance? 1 Boeing 777 Boeing 777 Boeing 747 BAC/Sud Concorde Douglas DC-8-50 Boeing 747 BAC/Sud Concorde Douglas DC- 8-50 0 100 200 300 400 500 Passenger Capacity
More informationMorgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5.
Morga Kaufma Publishers 26 February, 208 COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 5 Virtual Memory Review: The Memory Hierarchy Take advatage of the priciple
More information1 Enterprise Modeler
1 Eterprise Modeler Itroductio I BaaERP, a Busiess Cotrol Model ad a Eterprise Structure Model for multi-site cofiguratios are itroduced. Eterprise Structure Model Busiess Cotrol Models Busiess Fuctio
More informationInstruction and Data Streams
Advaced Architectures Master Iformatics Eg. 2017/18 A.J.Proeça Data Parallelism 1 (vector & SIMD extesios) (most slides are borrowed) AJProeça, Advaced Architectures, MiEI, UMiho, 2017/18 1 Istructio ad
More informationOperating System Concepts. Operating System Concepts
Chapter 4: Mass-Storage Systems Logical Disk Structure Logical Disk Structure Disk Schedulig Disk Maagemet RAID Structure Disk drives are addressed as large -dimesioal arrays of logical blocks, where the
More informationCopyright 2016 Ramez Elmasri and Shamkant B. Navathe
Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 18 Strategies for Query Processig Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio DBMS techiques to process a query Scaer idetifies
More informationLecture Notes 6 Introduction to algorithm analysis CSS 501 Data Structures and Object-Oriented Programming
Lecture Notes 6 Itroductio to algorithm aalysis CSS 501 Data Structures ad Object-Orieted Programmig Readig for this lecture: Carrao, Chapter 10 To be covered i this lecture: Itroductio to algorithm aalysis
More informationImproving Template Based Spike Detection
Improvig Template Based Spike Detectio Kirk Smith, Member - IEEE Portlad State Uiversity petra@ee.pdx.edu Abstract Template matchig algorithms like SSE, Covolutio ad Maximum Likelihood are well kow for
More informationELEG 5173L Digital Signal Processing Introduction to TMS320C6713 DSK
Departmet of Electrical Egieerig Uiversity of Arasas ELEG 5173L Digital Sigal Processig Itroductio to TMS320C6713 DSK Dr. Jigia Wu wuj@uar.edu ANALOG V.S DIGITAL 2 Aalog sigal processig ASP Aalog sigal
More informationAn Introduction to Parallel Architectures
An Introduction to Parallel Architectures Andrea Marongiu a.marongiu@unibo.it Impact of Parallel Architectures From cell phones to supercomputers In regular CPUs as well as GPUs Parallel HW Processing
More informationCHAPTER 1 Computer Abstractions and Technology
CHAPTER 1 Computer Abstractions and Technology 1.1 Introduction 3 1.2 Eight Great Ideas in Computer Architecture 11 1.3 Below Your Program 13 1.4 Under the Covers 16 1.5 Technologies for Building Processors
More informationChapter 3 Classification of FFT Processor Algorithms
Chapter Classificatio of FFT Processor Algorithms The computatioal complexity of the Discrete Fourier trasform (DFT) is very high. It requires () 2 complex multiplicatios ad () complex additios [5]. As
More informationCMSC Computer Architecture Lecture 12: Virtual Memory. Prof. Yanjing Li University of Chicago
CMSC 22200 Computer Architecture Lecture 12: Virtual Memory Prof. Yajig Li Uiversity of Chicago A System with Physical Memory Oly Examples: most Cray machies early PCs Memory early all embedded systems
More informationAvid Interplay Bundle
Avid Iterplay Budle Versio 2.5 Cofigurator ReadMe Overview This documet provides a overview of Iterplay Budle v2.5 ad describes how to ru the Iterplay Budle cofiguratio tool. Iterplay Budle v2.5 refers
More informationCluster Computing Spring 2004 Paul A. Farrell
Cluster Computig Sprig 004 3/18/004 Parallel Programmig Overview Task Parallelism OS support for task parallelism Parameter Studies Domai Decompositio Sequece Matchig Work Assigmet Static schedulig Divide
More informationBE Software Upgrades to ITALYCS 5. It s in the. Software
BE Software Upgrades to ITALYCS 5 It s i the Software UPGRADES WE OFFER Brampto Egieerig is offerig customers with ITALYCS 2 ad ITALYCS 4 systems the opportuity to upgrade their existig systems to the
More informationQuiz: Bad Chinese Food Challenge. Three aspects of design. Lessons from the market. From market to silicon. Eighty percent of success is showing up.
Quiz: Bad Chiese Food Challege Eighty percet of success is showig up." Woody Alle You are give 00 marbles. 50 red ad 50 yellow There are two empty idetical baskets. Distribute all the marbles i the two
More informationCopyright 2016 Ramez Elmasri and Shamkant B. Navathe
Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 19 Query Optimizatio Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio Query optimizatio Coducted by a query optimizer i a DBMS Goal:
More informationCSCI 402: Computer Architectures. Computer Abstractions and Technology. Recall. What is computer architecture
CSCI 402: Computer Architectures Computer Abstractions and Technology Fengguang Song Department of Computer & Information Science IUPUI Recall What is computer architecture An art A combination of science
More informationDefining Performance. Performance 1. Which airplane has the best performance? Computer Organization II Ribbens & McQuain.
Defining Performance Performance 1 Which airplane has the best performance? Boeing 777 Boeing 777 Boeing 747 BAC/Sud Concorde Douglas DC-8-50 Boeing 747 BAC/Sud Concorde Douglas DC- 8-50 0 100 200 300
More informationIntroduction to Computing Systems: From Bits and Gates to C and Beyond 2 nd Edition
Lecture Goals Itroductio to Computig Systems: From Bits ad Gates to C ad Beyod 2 d Editio Yale N. Patt Sajay J. Patel Origial slides from Gregory Byrd, North Carolia State Uiversity Modified slides by
More informationDesigning a learning system
CS 75 Machie Learig Lecture Desigig a learig system Milos Hauskrecht milos@cs.pitt.edu 539 Seott Square, x-5 people.cs.pitt.edu/~milos/courses/cs75/ Admiistrivia No homework assigmet this week Please try
More informationStructuring Redundancy for Fault Tolerance. CSE 598D: Fault Tolerant Software
Structurig Redudacy for Fault Tolerace CSE 598D: Fault Tolerat Software What do we wat to achieve? Versios Damage Assessmet Versio 1 Error Detectio Iputs Versio 2 Voter Outputs State Restoratio Cotiued
More informationIsn t It Time You Got Faster, Quicker?
Is t It Time You Got Faster, Quicker? AltiVec Techology At-a-Glace OVERVIEW Motorola s advaced AltiVec techology is desiged to eable host processors compatible with the PowerPC istructio-set architecture
More informationIntroduction CHAPTER Computers
Iside a Computer CHAPTER Itroductio. Computers A computer is a electroic device that accepts iput, stores data, processes data accordig to a set of istructios (called program), ad produces output i desired
More informationWhat are we going to learn? CSC Data Structures Analysis of Algorithms. Overview. Algorithm, and Inputs
What are we goig to lear? CSC316-003 Data Structures Aalysis of Algorithms Computer Sciece North Carolia State Uiversity Need to say that some algorithms are better tha others Criteria for evaluatio Structure
More informationGE FUNDAMENTALS OF COMPUTING AND PROGRAMMING UNIT III
GE2112 - FUNDAMENTALS OF COMPUTING AND PROGRAMMING UNIT III PROBLEM SOLVING AND OFFICE APPLICATION SOFTWARE Plaig the Computer Program Purpose Algorithm Flow Charts Pseudocode -Applicatio Software Packages-
More informationWilliam Stallings Computer Organization and Architecture 10 th Edition Pearson Education, Inc., Hoboken, NJ. All rights reserved.
+ William Stalligs Computer Orgaizatio ad Architecture 10 th Editio 2016 Pearso Educatio, Ic., Hoboke, NJ. All rights reserved. + Chapter 2 Performace Issues + Desigig for Performace The cost of computer
More informationUsing the Keyboard. Using the Wireless Keyboard. > Using the Keyboard
1 A wireless keyboard is supplied with your computer. The wireless keyboard uses a stadard key arragemet with additioal keys that perform specific fuctios. Usig the Wireless Keyboard Two AA alkalie batteries
More informationIntroduction to Network Technologies & Layered Architecture BUPT/QMUL
Itroductio to Network Techologies & Layered Architecture BUPT/QMUL 2018-3-12 Review What is the Iteret? How does it work? Whe & how did it come about? Who cotrols it? Where is it goig? 2 Ageda Basic Network
More information1&1 Next Level Hosting
1&1 Next Level Hostig Performace Level: Performace that grows with your requiremets Copyright 1&1 Iteret SE 2017 1ad1.com 2 1&1 NEXT LEVEL HOSTING 3 Fast page loadig ad short respose times play importat
More informationECE331: Hardware Organization and Design
ECE331: Hardware Organization and Design Lecture 19: Verilog and Processor Performance Adapted from Computer Organization and Design, Patterson & Hennessy, UCB Verilog Basics Hardware description language
More informationChapter 1. Computer Abstractions and Technology. Jiang Jiang
Chapter 1 Computer Abstractions and Technology Jiang Jiang jiangjiang@ic.sjtu.edu.cn [Adapted from Computer Organization and Design, 4 th Edition, Patterson & Hennessy, 2008, MK] Chapter 1 Computer Abstractions
More informationArquitectura de Computadores
Arquitectura de Computadores Capítulo 2. Procesadores segmetados Based o the origial material of the book: D.A. Patterso y J.L. Heessy Computer Orgaizatio ad Desig: The Hardware/Software Iterface 4 th
More informationEE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 13 Control and Sequencing: Hardwired and Microprogrammed Control
EE 459/500 HDL Based Digital Desig with Programmable Logic Lecture 13 Cotrol ad Sequecig: Hardwired ad Microprogrammed Cotrol Refereces: Chapter s 4,5 from textbook Chapter 7 of M.M. Mao ad C.R. Kime,
More information