Apontamentos sobre Contadores
|
|
- Victoria Elfreda Nash
- 6 years ago
- Views:
Transcription
1 Apontamentos sobre Contadores Sinais de entrada: UP/DOWN ENABLE (Count enable) LOAD (Parallel load) RE (Master Reset) Sinais de Saída MAX MIN CARR BORROW Tipos de contador: síncronos e assíncronos Entradas síncronas e assíncronas Flip-Flop tipo T 1.Contador Assíncrono de 3 bits Up com Parallel Load. LSD Contadores Page 1
2 2. Contador Síncrono de 3 bits Up/Down com Parallel Load. 2.1 Contador Up R = C1 = R1 = C2 = R2 = LSD Contadores Page 2
3 Descrição em CUPL ( 3Bits UP(CUPL)) Name CountMod8Up; Partno ; Date 7/1/213; Revision ; Device p22v1; Pin 2 = clear; /* Counter clear input */ Pin 3 = CE; /* Counter enable input */ Pin [14..16] = [2..]; /* Counter outputs */ Pin 18 = carry; /* Ripple carry out */.ar = 'b';.sp = 'b'; 1.ar = 'b'; 1.sp = 'b'; 2.ar = 'b'; 2.sp = 'b'; /** Declarations and Intermediate Variable Definitions **/ $define S 'b' /* define counter states */ $define S1 'b'1 $define S2 'b'1 $define S3 'b'11 $define S4 'b'1 $define S5 'b'11 $define S6 'b'11 $define S7 'b'111 /** Logic Equations **/ Sequenced [2..] { /* free running counter */ present S if CE next S1; if!ce next S; present S1 if CE next S2; if!ce next S1; present S2 if CE next S3; if!ce next S2; present S3 if CE next S4; if!ce next S3; present S4 if CE next S5; if!ce next S4; present S5 if CE next S6; if!ce next S5; present S6 if CE next S7; if!ce next S6; present S7 if CE next S; if!ce next S7; out carry; } LSD Contadores Page 3
4 Descrição CUPL ( Funções Lógicas ) ( 3Bits UP(LOGIC)) Name CountMod8Up; Partno ; Date 7/1/213; Revision ; Device p22v1; Pin 2 = clear; /* Counter clear input */ Pin 3 = CE; /* Counter enable input */ Pin [14..16] = [2..]; /* Counter outputs */ Pin 18 = carry; /* Ripple carry out */.ar = 'b';.sp = 'b'; 1.ar = 'b'; 1.sp = 'b'; 2.ar = 'b'; 2.sp = 'b';.d =!CE & # CE &! ; 1.d =!CE & 1 #! & 1 # CE & &!1 ; 2.d =!CE & 2 #! & 2 #!1 & 2 # CE & & 1 &!2 ; carry =! &!1 &! 2.2 Contador Down R= B1= R1= B2= R2= LSD Contadores Page 4
5 Descrição CUPL ( 3Bits DOWN(CUPL)) Name CountMod8Down; Partno ; Date 7/1/213; Revision ; Device p22v1; Pin 2 = clear; /* Counter clear input */ Pin 3 = CE; /* Counter enable input */ Pin [14..16] = [2..]; /* Counter outputs */ Pin 17 = borrow; /* Ripple borrow out */.ar = 'b';.sp = 'b'; 1.ar = 'b'; 1.sp = 'b'; 2.ar = 'b'; 2.sp = 'b'; /** Declarations and Intermediate Variable Definitions **/ $define S 'b' /* define counter states */ $define S1 'b'1 $define S2 'b'1 $define S3 'b'11 $define S4 'b'1 $define S5 'b'11 $define S6 'b'11 $define S7 'b'111 /** Logic Equations **/ Sequenced [2..] { /* free running counter */ present S if CE next S7; if!ce next S; out borrow; present S1 if CE next S; if!ce next S1; present S2 if CE next S1; if!ce next S2; present S3 if CE next S2; if!ce next S3; present S4 if CE next S3; if!ce next S4; present S5 if CE next S4; if!ce next S5; present S6 if CE next S5; if!ce next S6; present S7 if CE next S6; if!ce next S7; } LSD Contadores Page 5
6 Descrição CUPL ( Funções Lógicas ) ( 3Bits DOWN(LOGIC)) Name CountMod8Down; Partno ; Date 7/1/213; Revision ; Device p22v1; Pin 2 = clear; /* Counter clear input */ Pin 3 = CE; /* Counter direction input */ Pin 4 = PL; /* Counter Parallel Load */ Pin [5..7] = [P2..]; /* Counter inputs */ Pin [14..16] = [2..]; /* Counter outputs */ Pin 17 = borrow; /* Ripple borrow out */.ar = 'b';.sp = 'b'; 1.ar = 'b'; 1.sp = 'b'; 2.ar = 'b'; 2.sp = 'b'; /** Logic Equations **/.d = PL & P #!PL &!CE & # CE &! 1.d = PL & P1 #!PL &!CE & 1 # & 1 # CE &! &!1 2.d = PL & P2 #!PL &!CE & 2 # & 2 # 1 & 2 # CE &! &!1 &!2 2.3 Contador Up/Down R = CB1 = R1 = ( ) CB2 = ( ) R2 = ( ) LSD Contadores Page 6
7 Descrição CUPL (thoth.cc.e.ipl.pt/classes/lsd/1314i/li11n/resources/counter 3Bits UP/DOWN(CUPL)) Name CountMod8; Partno ; Date 7/1/213; Revision ; Device p22v1; Pin 2 = clear; /* Counter clear input */ Pin 3 = UnD; /* Counter direction input */ Pin 4 = CE; /* Counter enable */ Pin [14..16] = [2..]; /* Counter outputs */ Pin 17 = borrow; /* Ripple borrow out */ Pin 18 = carry; /* Ripple carry out */.ar = 'b';.sp = 'b'; 1.ar = 'b'; 1.sp = 'b'; 2.ar = 'b'; 2.sp = 'b'; /** Declarations and Intermediate Variable Definitions **/ $define S 'b' /* define counter states */ $define S1 'b'1 $define S2 'b'1 $define S3 'b'11 $define S4 'b'1 $define S5 'b'11 $define S6 'b'11 $define S7 'b'111 /** Logic Equations **/ Sequenced [2..] { /* free running counter */ present S if!ce next S; if CE & UnD next S1; if CE &!UnD next S7; if!und out borrow; present S1 if!ce next S1; if CE & UnD next S2; if CE &!UnD next S; present S2 if!ce next S2; if CE & UnD next S3; if CE &!UnD next S1; present S3 if!ce next S3; if CE & UnD next S4; if CE &!UnD next S2; present S4 if!ce next S4; if CE & UnD next S5; if CE &!UnD next S3; present S5 if!ce next S5; if CE & UnD next S6; if CE &!UnD next S4; present S6 if!ce next S6; if CE & UnD next S7; if CE &!UnD next S5; present S7 if!ce next S7; if CE & UnD next S; if CE &!UnD next S6; if UnD out carry; } LSD Contadores Page 7
8 Descrição CUPL (Funções Lógicas) (thoth.cc.e.ipl.pt/classes/lsd/1314i/li11n/resources/counter 3Bits UP/DOWN(LOGIC)) Name CountMod8; Partno ; Date 7/1/213; Revision ; Device p22v1; Pin 2 = clear; /* Counter clear input */ Pin 3 = UnD; /* Counter direction input */ Pin 4 = CE; /* Counter enable */ Pin 5 = PL; /* Counter parallel load */ Pin [6..8] = [P2..]; /* Counter inputs */ Pin [14..16] = [2..]; /* Counter outputs */ Pin 17 = borrow; /* Ripple borrow out */ Pin 18 = carry; /* Ripple carry out */.ar = clear;.sp = 'b'; 1.ar = clear; 1.sp = 'b'; 2.ar = clear; 2.sp = 'b';.d = PL & P #!PL & (!CE & # CE &! ); 1.d = PL & P1 #!PL & (!CE & 1 #! & 1 & UnD # CE & &!1 & UnD # & 1 &!UnD # CE &! &!1 &!UnD ); 2.d = PL & P2 #!PL & (!CE & 2 #! & 1 & 2 #!1 & 2 & UnD # & 2 &!UnD # CE & & 1 &!2 & UnD # CE &! &!1 &!2 &!UnD ); Módulo Contador P( i ) PL 1 S D 1 C( i-1) CLK MR S C( i ) UnD ( i ) LSD Contadores Page 8
9 P(i) P(i) C(i) C(i+1) C(i) C(i+1)... CLK MR PL UnD CNT (i) CLK MR PL UnD CNT (i) C(i) CLK MR PL UnD P(i) C(i+1) CNT (i) Descrição CUPL ( Funções Lógicas ) (thoth.cc.e.ipl.pt/classes/lsd/1314i/li11n/resources/counter 3Bits UP/DOWN Modular(LOGIC)) Name CountModular; Partno ; Date 7/1/213; Revision ; Device p22v1; Pin 2 = MR; /* Counter clear input */ Pin 3 = UnD; /* Counter direction input */ Pin 4 = CE; /* Counter enable */ Pin 5 = PL; /* Parallel load syncro */ Pin [6..8] = [P..2]; /* Counter input */ Pin [14..16] = [2..]; /* Counter outputs */ Pin 17 = borrow; /* Ripple borrow out */ Pin 18 = carry; /* Ripple carry out */.ar = MR;.sp = 'b'; 1.ar = MR; 1.sp = 'b'; 2.ar = MR; 2.sp = 'b'; /** Logic Equations **/ C = CE; /* C() */ $REPEAT i = [..2] {i}.d = PL & P{i} # (!PL & (C{i} $ {i})); /* (i) */ C{i+1} = ( UnD & {i} #!UnD &!{i} ) & C{i}; /* C(i+1) */ $REPEND LSD Contadores Page 9
10 Exemplo: 74HCT193 Presettable synchronous 4-bit binary LSD Contadores Page 1
11 3.Shift-Register Estrutura Típica P P1 P2 SERIAL IN LEFT LOADnSHIFT SERIAL IN RIGHT 1 S 1 S D 1 S 1 S D 1 S 1 S D CLK RIGHTnLEFT Descrição CUPL ( Funções Lógicas ) (thoth.cc.e.ipl.pt/classes/lsd/1314i/li11n/resources/shift 4Bits(LOGIC)) Name Shift4; Partno ; Revision 1; Date 9/1/213; Company CCISEL; Device p22v1; 1 2 /* Inputs */ pin 1 = CLK; pin 2 = LOADnSHIFT; pin 3 = SerialInRight; pin 4 = CLEAR; pin 5 = RIGHTnLEFT; pin 6 = SerialInLeft; pin [7..1] = [D..3]; /* Outputs */ pin [14..16] = [..3]; /* EUATIONS */.ar = CLEAR;.sp = 'b'; 1.ar = CLEAR; 1.sp = 'b'; 2.ar = CLEAR; 2.sp = 'b'; 3.ar = CLEAR; 3.sp = 'b'; S = SerialInRight; 4 = SerialInLeft; $REPEAT i = [..3] /*Load in the data*/ {i}.d = LOADnSHIFT & ( D{i} & RIGHTnLEFT #!RIGHTnLEFT & {i+1} ) /*Load */ #!LOADnSHIFT & S{i}; /*Shifts*/ S{i+1} = {i}; $REPEND LSD Contadores Page 11
12 Shift Register (Right) Name ShiftRight; Partno ; Revision 1; Date 9/1/213; Company CCISEL; Device p22v1; /* 4-Bit Loadable Shift Register */ /* Inputs */ pin 1 = CLK; pin 2 = PL; pin 3 = Serial_in; pin 4 = MR; pin [5..8] = [D..3]; /* Outputs */ pin 21 = Serial_out; /* */ pin [14..17] = [..3]; /* EUATIONS */.ar = MR;.sp = 'b'; 1.ar = MR; 1.sp = 'b'; 2.ar = MR; 2.sp = 'b'; 3.ar = MR; 3.sp = 'b';.d = PL & D /*Load in the data*/ #!PL & Serial_in; /*Shifts the data*/ 1.d = PL & D1 /*Load in the data*/ #!PL & ; /*Shifts the data*/ 2.d = PL & D2 /*Load in the data*/ #!PL & 1; /*Shifts the data*/ 3.d = PL & D3 /*Load in the data*/ #!PL & 2; /*Shifts the data*/ Sout = 3; Shift Register (Hold) LSD Contadores Page 12
13 P P1 P2 LOADnSHIFT SERIAL IN 1 S 1 S D 1 S 1 S D 1 S 1 S D CLK HOLD 1 2 LSD Contadores Page 13
University of Technology
University of Technology Lecturer: Dr. Sinan Majid Course Title: microprocessors 4 th year Lecture 13 Counters Overview Counters are important components in computers The increment or decrement by one
More informationUsing Programmable Logic and the PALCE22V10
Using Programmable Logic and the PALCE22V10 Programmable logic chips (like the PALCE22V10) provide a convenient solution for glue logic and state machine control required by your design. A single PAL chip
More informationCHAPTER 12 REGISTERS AND COUNTERS
HPTER 2 REGISTERS N OUNTERS ontents 2. Registers and Register Transfers 2.2 Shift Registers 2.3 esign of inary ounters 2.4 ounters for Other Sequences 2.5 ounter esign Using SR and JK FlipFlops 2.6 erivation
More informationCS/EE Homework 7 Solutions
CS/EE 260 - Homework 7 Solutions 4/2/2001 1. (20 points) A 4 bit twisted ring counter is a sequential circuit which produces the following sequence of output values: 0000, 1000, 1100, 1110, 1111, 0111,
More informationMCMASTER UNIVERSITY EMBEDDED SYSTEMS
MCMASTER UNIVERSITY EMBEDDED SYSTEMS Computer Engineering 4DS4 Lecture Revision of Digital Systems Amin Vali January 26 Course material belongs to DrNNicolici Field programmable gate arrays (FPGAs) x x
More informationRegisters and finite state machines
Registers and finite state machines DAPA E.T.S.I. Informática Universidad de Sevilla /22 Jorge Juan 2, 2, 22 You are free to copy, distribute and communicate this work publicly and
More informationPhiladelphia University Department of Computer Science. By Dareen Hamoudeh
Philadelphia University Department of Computer Science By Dareen Hamoudeh 1.REGISTERS WHAT IS REGISTER? register is a quickly accessible location available to a computer's central processing unit (CPU).
More informationCounters. Counter Types. Variations. Modulo Gray Code BCD (Decimal) Decade Ring Johnson (twisted ring) LFSR
CE 1911 Counters Counter Types Modulo Gray Code BC (ecimal) ecade Ring Johnson (twisted ring) LFSR Variations Asynchronous / Synchronous Up/own Loadable 2 tj Modulo-n (n = a power of 2) Asynchronous Count
More informationChapter 9: Sequential Logic Modules
Chapter 9: Sequential Logic Modules Prof. Soo-Ik Chae Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008, John Wiley 9-1 Objectives After completing this chapter, you will be able
More informationChapter 9: Sequential Logic Modules
Chapter 9: Sequential Logic Modules Prof. Ming-Bo Lin Department of Electronic Engineering National Taiwan University of Science and Technology Digital System Designs and Practices Using Verilog HDL and
More informationMore Programming with CUPL
More Programming with CUPL Compiling PLD File Use WinCUPL or use another text editor to create your file Save your file with the extension.pld Compile using WinCUPL make sure you have no errors. Save your.jed
More informationMicrocomputers. Outline. Number Systems and Digital Logic Review
Microcomputers Number Systems and Digital Logic Review Lecture 1-1 Outline Number systems and formats Common number systems Base Conversion Integer representation Signed integer representation Binary coded
More informationR10. II B. Tech I Semester, Supplementary Examinations, May
SET - 1 1. a) Convert the following decimal numbers into an equivalent binary numbers. i) 53.625 ii) 4097.188 iii) 167 iv) 0.4475 b) Add the following numbers using 2 s complement method. i) -48 and +31
More informationPALs, GALs & CUPL. What is Programmable Logic?
PALs, GALs & CUPL A lesson on Programmable Logic Devices and programming them using CUPL What is Programmable Logic? Digital integrated circuits where the Boolean function can be determined by the user.
More informationChapter 5 Registers & Counters
University of Wisconsin - Madison ECE/Comp Sci 352 Digital Systems Fundamentals Kewal K. Saluja and Yu Hen Hu Spring 2002 Chapter 5 Registers & Counters Originals by: Charles R. Kime Modified for course
More informationRegister Map for the PCM-QUAD02
Register Map for the PCM-QUA2 Document Revision 1, December, 2006 Copyright 2006, Measurement Computing Corporation Register Description Register level programming should be attempted only by experienced
More informationDigital Circuit Design and Language. Datapath Design. Chang, Ik Joon Kyunghee University
Digital Circuit Design and Language Datapath Design Chang, Ik Joon Kyunghee University Typical Synchronous Design + Control Section : Finite State Machine + Data Section: Adder, Multiplier, Shift Register
More information1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.
(1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic
More informationLab-Report Digital Electronics. Car Park Monitor implemented in a MACH110
Lab-Report Digital Electronics Car Park Monitor implemented in a MACH110 Name: Dirk Becker Course: BEng 2 Group: A Student No.: 9801351 Date: 08/12/1998 1. Contents 1. CONTENTS... 2 2. INTRODUCTION...
More informationCSCB58 - Lab 3. Prelab /3 Part I (in-lab) /2 Part II (in-lab) /2 TOTAL /8
CSCB58 - Lab 3 Latches, Flip-flops, and Registers Learning Objectives The purpose of this exercise is to investigate the fundamental synchronous logic elements: latches, flip-flops, and registers. Prelab
More informationCMOS LOGICOS SERIE 4000
CMOS LOGICOS SERIE 4000 Precios vigentes hasta el 30-12-2017. No incluyen el IVA Código Part # Descripción Precio Neto Unitario Foto Ref. 14 CD4001 Quad 2-Input NOR Buffered B Series Gate / PDIP-14 $ 286
More informationCS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.
CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES. 1) Simplify the boolean function using tabulation method. F = (0, 1, 2, 8, 10, 11, 14, 15) List all
More informationVerilog HDL: Behavioral Counter
Verilog HDL: Behavioral Counter This example describes an 8-bit loadable counter with count enable. The always construct, highlighted in red text, describes how the counter should behave. behav_counter.v
More informationApplication Note Using the ATV750, ATV750B, and ATF750C Erasable Programmable Logic Device Introduction 1.1 Device Names and Pin/Node Assignments
Application Note Using the ATV750, ATV750B, and ATF750C Erasable Programmable Logic Device 1. Introduction This application note describes how to use the features of the ATV750, ATV750B, and ATF750C in
More informationCSE140L: Components and Design Techniques for Digital Systems Lab. Verilog HDL. Instructor: Mohsen Imani UC San Diego. Source: Eric Crabill, Xilinx
CSE4L: Components and Design Techniques for Digital Systems Lab Verilog HDL Instructor: Mohsen Imani UC San Diego Source: Eric Crabill, Xilinx System Tasks The $ sign denotes Verilog system tasks, there
More informationSequential Logic Blocks
Sequential Logic Blocks Output of sequential blocks depends on present state as well as on past state. Sequential circuits work with a reference which is clock. A clock signal can be of any duty cycle,
More informationEE 231 Fall EE 231 Homework 8 Due October 20, 2010
EE 231 Homework 8 Due October 20, 20 1. Consider the circuit below. It has three inputs (x and clock), and one output (z). At reset, the circuit starts with the outputs of all flip-flops at 0. x z J Q
More informationEKT 422/4 COMPUTER ARCHITECTURE. MINI PROJECT : Design of an Arithmetic Logic Unit
EKT 422/4 COMPUTER ARCHITECTURE MINI PROJECT : Design of an Arithmetic Logic Unit Objective Students will design and build a customized Arithmetic Logic Unit (ALU). It will perform 16 different operations
More informationREGISTER TRANSFER AND MICROOPERATIONS
1 REGISTER TRANSFER AND MICROOPERATIONS Register Transfer Language Register Transfer Bus and Memory Transfers Arithmetic Microoperations Logic Microoperations Shift Microoperations Arithmetic Logic Shift
More informationWriting Circuit Descriptions 8
8 Writing Circuit Descriptions 8 You can write many logically equivalent descriptions in Verilog to describe a circuit design. However, some descriptions are more efficient than others in terms of the
More informationLecture 3: Modeling in VHDL. EE 3610 Digital Systems
EE 3610: Digital Systems 1 Lecture 3: Modeling in VHDL VHDL: Overview 2 VHDL VHSIC Hardware Description Language VHSIC=Very High Speed Integrated Circuit Programming language for modelling of hardware
More informationHardware Description Language VHDL (1) Introduction
Hardware Description Language VHDL (1) Introduction Digital Radiation Measurement and Spectroscopy NE/RHP 537 Introduction Hardware description language (HDL) Intended to describe circuits textually, for
More informationGAL 6002 Designs Using Synario /ABEL and CUPL
GAL 6002 Designs Using Synario /ABEL and CUPL Introduction Lattice Semiconductor s GAL6002 is the most complex 24-pin PLD available. The GAL6002 is an FPLA (Field Programmable Logic Array) offering a programmable
More informationABB LVP&S Training AC500 to EMAX Modbus RTU ABB Automation Technologies
ABB LVP&S Training AC500 to EMAX Modbus RTU ABB Automation Technologies Revision Date: Feb 16,2009 Objective Using AC500 to communicate to Emax Breaker with Modbus RTU. This intermediate level course demonstrates
More informationAbi Farsoni, Department of Nuclear Engineering and Radiation Health Physics, Oregon State University
Hardware description language (HDL) Intended to describe circuits textually, for a computer to read Evolved starting in the 1970s and 1980s Popular languages today include: VHDL Defined in 1980s by U.S.
More informationNote: Closed book no notes or other material allowed, no calculators or other electronic devices.
ECE 574: Modeling and Synthesis of Digital Systems using Verilog and VHDL Fall 2017 Exam Review Note: Closed book no notes or other material allowed, no calculators or other electronic devices. One page
More informationELEC 4200 Lab#10 Interrupting SPI Receiver for use with a Processor Core
ELEC 4200 Lab#10 Interrupting SPI Receiver for use with a Processor Core SPI description: http://en.wikipedia.org/wiki/serial_peripheral_interface_bus References you may need: PicoBlaze KCPSM6 User Manual
More informationProgrammable Logic Devices I. EECE143 Lecture 4. PALs, GALs & CUPL. A lesson on Programmable Logic Devices and programming them using CUPL
PALs, GALs & CUPL A lesson on Programmable Logic Devices and programming them using CUPL What is Programmable Logic? Digital integrated circuits where the Boolean function can be determined by the user.
More informationChapter 2: Introduction to Verilog
Chapter 2: Introduction to Verilog 2.1 (a) HDL Hardware Description Language FPGA Field Programmable Logic Array (b) Verilog has statements that execute concurrently since it must model real hardware in
More informationEECS150 - Digital Design Lecture 17 Memory 2
EECS150 - Digital Design Lecture 17 Memory 2 October 22, 2002 John Wawrzynek Fall 2002 EECS150 Lec17-mem2 Page 1 SDRAM Recap General Characteristics Optimized for high density and therefore low cost/bit
More informationII/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.
Hall Ticket Number: 14CS IT303 November, 2017 Third Semester Time: Three Hours Answer Question No.1 compulsorily. II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION Common for CSE & IT Digital Logic
More informationInjntu.com Injntu.com Injntu.com R16
1. a) What are the three methods of obtaining the 2 s complement of a given binary (3M) number? b) What do you mean by K-map? Name it advantages and disadvantages. (3M) c) Distinguish between a half-adder
More informationIntroduction to Microprocessor
Introduction to Microprocessor The microprocessor is a general purpose programmable logic device. It is the brain of the computer and it performs all the computational tasks, calculations data processing
More informationDigital Design through. Arduino
Digital Design through 1 Arduino G V V Sharma Contents 1 Display Control through Hardware 2 1.1 Powering the Display.................................. 2 1.2 Controlling the Display.................................
More informationECE 2300 Digital Logic & Computer Organization. More Finite State Machines
ECE 2300 Digital Logic & Computer Organization Spring 2018 More Finite State Machines Lecture 9: 1 Announcements Prelab 3(B) due tomorrow Lab 4 to be released tonight You re not required to change partner(s)
More informationSpring 2013 EE201L Instructor: Gandhi Puvvada. Time: 7:30-10:20AM SGM124 Total points: Perfect score: Open-Book Open-Notes Exam
Spring 2013 EE201L Instructor: Gandhi Puvvada Final Exam 2 (25%) Date: May 9, 2013, Thursday Name: Open-Book Open-Notes Exam Time: 7:30-10:20AM SGM124 Total points: Perfect score: 1 ( points) min. Memory
More informationHANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment
Assignment 1. What is multiplexer? With logic circuit and function table explain the working of 4 to 1 line multiplexer. 2. Implement following Boolean function using 8: 1 multiplexer. F(A,B,C,D) = (2,3,5,7,8,9,12,13,14,15)
More informationCode No: R Set No. 1
Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems
More informationENEE 245 Lab 1 Report Rubrics
ENEE 4 Lab 1 Report Rubrics Design Clearly state the design requirements Derive the minimum SOP Show the circuit implementation. Draw logic diagram and wiring diagram neatly Label all the diagrams/tables
More informationBinary Counter V3.0. Features
November 3, 2000 Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/ipcenter Support: support.xilinx.com Product Specification Features Drop-in
More informationComputer Organization (Autonomous)
Computer Organization (Autonomous) UNIT I Sections - A & D Prepared by Anil Kumar Prathipati, Asst. Prof., Dept. of CSE. SYLLABUS Introduction: Types of Computers, Functional units of Basic Computer (Block
More information8086 INTERNAL ARCHITECTURE
8086 INTERNAL ARCHITECTURE Segment 2 Intel 8086 Microprocessor The 8086 CPU is divided into two independent functional parts: a) The Bus interface unit (BIU) b) Execution Unit (EU) Dividing the work between
More informationDESCRIPTION OF DIGITAL CIRCUITS USING VHDL
DESCRIPTION OF DIGITAL CIRCUITS USING VHDL Combinatinal circuits Sequential circuits Design organization. Generic design Iterative operations Authors: Luis Entrena Arrontes, Celia López, Mario García,
More informationUnit 15. Building Wide Muxes. Building Wide Muxes. Common Hardware Components WIDE MUXES
5. 5.2 Unit 5 Common Harware Components WIE MUXE 5.3 5.4 Builing Wie Muxes Builing Wie Muxes o far muxesonly have single bit inputs I is only -bit I is only -bit What if we still want to select between
More informationPhiladelphia University Student Name: Student Number:
Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, First Semester: 2018/2019 Dept. of Computer Engineering Course Title: Logic Circuits Date: 03/01/2019
More informationDigital Integrated Circuits
Digital Integrated Circuits Lecture 4 Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University BCD TO EXCESS-3 CODE CONVERTER 0100 0101 +0011 +0011 0111 1000 LSB received first Chung
More informationUPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan
UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UNIT I - NUMBER SYSTEMS AND LOGIC GATES Introduction to decimal- Binary- Octal- Hexadecimal number systems-inter conversions-bcd code- Excess
More informationDIGITAL ELECTRONICS. P41l 3 HOURS
UNIVERSITY OF SWAZILAND FACUL TY OF SCIENCE AND ENGINEERING DEPARTMENT OF PHYSICS MAIN EXAMINATION 2015/16 TITLE OF PAPER: COURSE NUMBER: TIME ALLOWED: INSTRUCTIONS: DIGITAL ELECTRONICS P41l 3 HOURS ANSWER
More informationRipple Counters. Lecture 30 1
Ripple Counters A register that goes through a prescribed sequence of states upon the application of input pulses is called a counter. The input pulses may be clock pulses, or they may originate from some
More informationWhy Should I Learn This Language? VLSI HDL. Verilog-2
Verilog Why Should I Learn This Language? VLSI HDL Verilog-2 Different Levels of Abstraction Algorithmic the function of the system RTL the data flow the control signals the storage element and clock Gate
More informationCode No: R Set No. 1
Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems
More informationReference Sheet for C112 Hardware
Reference Sheet for C112 Hardware 1 Boolean Algebra, Gates and Circuits Autumn 2016 Basic Operators Precedence : (strongest),, + (weakest). AND A B R 0 0 0 0 1 0 1 0 0 1 1 1 OR + A B R 0 0 0 0 1 1 1 0
More informationCOE 405 Design Methodology Based on VHDL
COE 405 Design Methodology Based on VHDL Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Outline Elements of VHDL Top-Down Design Top-Down Design with
More informationFAST CMOS SYNCHRONOUS PRESETTABLE BINARY COUNTERS
Integrated Device Technology, Inc. FAST CMOS SYNCHRONOUS PRESETTABLE BINARY COUNTERS IDT54/74FCT161/A/C IDT54/74FCT163/A/C FEATURES: IDT54/74FCT161/163 equivalent to FAST speed IDT54/74FCT161A/163A 35%
More informationWriting VHDL for RTL Synthesis
Writing VHDL for RTL Synthesis Stephen A. Edwards, Columbia University December 21, 2009 The name VHDL is representative of the language itself: it is a two-level acronym that stands for VHSIC Hardware
More informationRegister Transfer and Micro-operations
Register Transfer Language Register Transfer Bus Memory Transfer Micro-operations Some Application of Logic Micro Operations Register Transfer and Micro-operations Learning Objectives After reading this
More informationDE Solution Set QP Code : 00904
DE Solution Set QP Code : 00904 1. Attempt any three of the following: 15 a. Define digital signal. (1M) With respect to digital signal explain the terms digits and bits.(2m) Also discuss active high and
More informationCHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY
CHAPTER 5 : Introduction to Intel 8085 Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY The 8085A(commonly known as the 8085) : Was first introduced in March 1976 is an 8-bit microprocessor with 16-bit address
More informationLecture 3. Behavioral Modeling Sequential Circuits. Registers Counters Finite State Machines
Lecture 3 Behavioral Modeling Sequential Circuits Registers Counters Finite State Machines Behavioral Modeling Behavioral Modeling Behavioral descriptions use the keyword always, followed by optional event
More informationCDA 4253 FPGA System Design Op7miza7on Techniques. Hao Zheng Comp S ci & Eng Univ of South Florida
CDA 4253 FPGA System Design Op7miza7on Techniques Hao Zheng Comp S ci & Eng Univ of South Florida 1 Extracted from Advanced FPGA Design by Steve Kilts 2 Op7miza7on for Performance 3 Performance Defini7ons
More informationQuestion Total Possible Test Score Total 100
Computer Engineering 2210 Final Name 11 problems, 100 points. Closed books, closed notes, no calculators. You would be wise to read all problems before beginning, note point values and difficulty of problems,
More informationECE 341 Midterm Exam
ECE 341 Midterm Exam Time allowed: 90 minutes Total Points: 75 Points Scored: Name: Problem No. 1 (10 points) For each of the following statements, indicate whether the statement is TRUE or FALSE: (a)
More informationThe VHDL Hardware Description Language
The VHDL Hardware Description Language p. 1/? The VHDL Hardware Description Language CSEE W4840 Prof. Stephen A. Edwards Columbia University The VHDL Hardware Description Language p. 2/? Why HDLs? 1970s:
More informationFPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1
FPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1 Anurag Dwivedi Digital Design : Bottom Up Approach Basic Block - Gates Digital Design : Bottom Up Approach Gates -> Flip Flops Digital
More informationChapter 10. Counters (a short discussion)
EE2L_ClassNotes_Ch_Counters_transparencies.fm Chapter Counters (a short discussion) ecimal count sequence: Ex: 788, 789, 79,... Ex: 798, 799, 8,... Generalization: 2 Binary count sequence: In a multi-bit
More informationSerial versus Parallel Data Transfers
Serial versus Parallel Data Transfers 1 SHIFT REGISTERS: CONVERTING BETWEEN SERIAL AND PARALLEL DATA Serial communications Most communications is carried out over serial links Fewer wires needed Less electronics
More information82C54 CHMOS PROGRAMMABLE INTERVAL TIMER
CHMOS PROGRAMMABLE INTERVAL TIMER Compatible with all Intel and most other microprocessors High Speed Zero Wait State Operation with 8 MHz 8086 88 and 80186 188 Handles Inputs from DC 10 MHz for -2 Available
More informationFigure 1 Circuit for problem 1.
Problem : Do Shannon s expansion on A'B' + A'BC + A'BDE + AB'C'D' + AB'C'E' L A'B' = L A'B = C + DE L AB' = C'D' + C'E' = (C + DE)' L AB = Observation : (L A'B )' = (C + DE)' = C'(DE)' = C'(D' + E') =
More informationPollard s Tutorial on Clocked Stuff in VHDL
Pollard s Tutorial on Clocked Stuff in VHDL Welcome to a biased view of how to do register type of stuff in VHDL. The object of this short note is to identify one way to easily handle registered logic
More informationLecture (09) Programmable Logic Devices programming using CUPL By: Dr. Ahmed ElShafee
Lecture (09) Programmable Logic Devices programming using CUPL By: Dr. Ahmed ElShafee ١ Dr. Ahmed ElShafee, ACU : Spring 2018, CSE303 Logic design II What is Programmable Logic? Digital integrated circuits
More informationLaboratory Exercise 3 Davide Rossi DEI University of Bologna AA
Laboratory Exercise 3 Davide Rossi DEI University of Bologna AA 2017-2018 Objectives Summary of finite state machines (Mealy, Moore) Description of FSMs in System Verilog Design of control blocks based
More informationBinary Counter v8.0. Features. Functional Description. Pinout. DS215 April 28, Product Specification
0 Binary Counter v8.0 DS215 April 28, 2005 0 0 Features Drop-in module for Virtex, Virtex-E, Virtex-II, Virtex-II Pro, Virtex-4, Spartan -II, Spartan-IIE, Spartan-3, and Spartan-3E FPGAs Generates Up,
More informationEE 109L Final Review
EE 09L Final Review Name: Closed Book / Score:. Short Answer (6 pts.) a. Storing temporary values in (memory / registers) is preferred due to the (increased / decreased) access time. b. True / False: A
More informationNuvoton 8051 ICP Programmer
Nuvoton 8051 ICP Programmer User Manual Revision 6.12, 2012/04/26 2011 Nuvoton Technology Corporation. All Rights Reserved. < Revision 6.12 > 1 Contents 8051 ICP Programmer Revision History... 3 1 Introduction...
More informationSystems Architecture The ARM Processor
Systems Architecture The ARM Processor The ARM Processor p. 1/14 The ARM Processor ARM: Advanced RISC Machine First developed in 1983 by Acorn Computers ARM Ltd was formed in 1988 to continue development
More informationLuleå University of Technology Kurskod SMD152 Datum Skrivtid
Luleå University of Technology Kurskod SMD152 Datum 2003-10-24 Skrivtid 9.00 13.00 1 Manual synthesis (10 p, 2 p each) Here you are given five different VHDL models. Your task is to draw the schematics
More informationECE 341 Midterm Exam
ECE 341 Midterm Exam Time allowed: 75 minutes Total Points: 75 Points Scored: Name: Problem No. 1 (8 points) For each of the following statements, indicate whether the statement is TRUE or FALSE: (a) A
More informationTestbenches for Sequential Circuits... also, Components
! Testbenches for Sequential Circuits... also, Components Lecture L04 18-545 Advanced Digital Design ECE Department Many elements Don Thomas, 2014, used with permission with credit to G. Larson State Transition
More informationproblem maximum score 1 10pts 2 8pts 3 10pts 4 12pts 5 7pts 6 7pts 7 7pts 8 17pts 9 22pts total 100pts
University of California at Berkeley College of Engineering epartment of Electrical Engineering and Computer Sciences EECS150 J. Wawrzynek Spring 2003 2/21/03 Exam I Solutions Name: I number: This is a
More informationSUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3
UNIT - I PART A (2 Marks) 1. Using Demorgan s theorem convert the following Boolean expression to an equivalent expression that has only OR and complement operations. Show the function can be implemented
More informationChapter 5. Computer Architecture Organization and Design. Computer System Architecture Database Lab, SANGJI University
Chapter 5. Computer Architecture Organization and Design Computer System Architecture Database Lab, SANGJI University Computer Architecture Organization and Design Instruction Codes Computer Registers
More informationMicroprogram Control Unit Design: Merging Two Arrays
Microprogram Control Unit Design: Merging Two Arrays 1. Synopsis: The purpose of this lab is to implement a state machine by using a microprogram control unit design. Microprograming allows flexibility
More informationHours / 100 Marks Seat No.
17333 13141 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Illustrate your answers with neat sketches wherever necessary. (4)
More informationTable of Contents. Verilog. Verilog
PLS Table of Contents 1. Introduction 1 2. How to declare a circuit in 2 2.1. General declaration 2 2.1.1. Module declaration 2 2.1.2. Accepted types 2 2.2. Hierarchical description 2 3.Data flow descriptions
More informationEC4205 Microprocessor and Microcontroller
EC4205 Microprocessor and Microcontroller Webcast link: https://sites.google.com/a/bitmesra.ac.in/aminulislam/home All announcement made through webpage: check back often Students are welcome outside the
More informationWritten Re-exam with solutions for IE1204/5 Digital Design Friday 10/
Written Re-exam with solutions for IE24/5 Digital Design Friday /4 25 8.-2. General Information Examiner: Teacher: Ingo Sander. Kista, William Sandvist, phone 8-79 44 87 / Fredrik Jonsson. Exam text does
More informationLecture #1: Introduction
Lecture #1: Introduction Kunle Olukotun Stanford EE183 January 8, 20023 What is EE183? EE183 is continuation of EE121 Digital Logic Design is a a minute to learn, a lifetime to master Programmable logic
More informationArchitecture of 8085 microprocessor
Architecture of 8085 microprocessor 8085 consists of various units and each unit performs its own functions. The various units of a microprocessor are listed below Accumulator Arithmetic and logic Unit
More informationNuvoton 8051 ICP Programmer
Nuvoton 8051 ICP Programmer User Manual Revision 5.31, 2011/04/08 2010 Nuvoton Technology Corporation. All Rights Reserved. < Revision 5.31 > 1 Contents Revision History... 3 1 Introduction... 4 2 Hardware...
More informationReal Digital Problem Set #6
Real igital Problem et #6. (2 points) ketch a block diagram for a magnitude comparator bit-slice circuit. Create K-maps to define the bit-slice circuit, and use them to find optimal logic equations. ketch
More information