ECE2020 Test 3 Summer 2013 GTL
|
|
- Barnaby Rice
- 6 years ago
- Views:
Transcription
1 ECE22 Te 3 Summer 213 GTL July 17,213 Name: Calculators not allowed. Show your work for any possible partial credit or in some cases for any credit at all (5 pages plus a diagram page, 1 possible points). ) (3 points) Memory Syems Using SMMs (which are one type of memory chip) that are 2 MBytes (two million addresses by eight bit words): Part A Suppose that these SMMS are used to build a 8 million address memory syem with 16 bit words. Answer the following queions about this memory syem: "to "l How many address lines does each SMM require? 'l. M " Tl?). = 2.'7... "'" 2. :OJ "11 "3?.o :2..3 How many address lines does the tire memory syem require? '2 JV 'il'ld ; ".") z.. :>7 2 em c" al 2... How many SMMS are require for the tire memory syem? '1 '8 e,'"s :::.)< a What kind of address decoder is required? k T How many memory banks are needed? _ (Continued next page) 1
2 Continued from previous page: Now using however many of these SMMs you need, draw this same memory syem. n the drawing you make below, add as many SMM chips as you need and th be sure you label the memory syem inputs, Addr, R/W, and Mem Sel, and the syem's outputs DO, 1, 2, etc. Also label bus widths, and inputs and outputs of any required decoders. Put a ar on the chip(s) containing the memory location addressed by an address containing all ones (all of the address bits are input as a one). ).', A!.../..., Addr DO R,'W r CS D7 ='i( t).. t> 1 COt 'QS?<, o r.. OJ P<)' (".., 2?1U b"" 'Dt:i' To V J /)').. U ';> w es n.a ". p l= ' ( ;>U" i= oj 1 L, es C)J r, /'> 'v" t r r f'" r=es "r t ''''' ' 1 v:t D'i Dl. ', D Z D,7 Ol d. D S' r ' i1 t::'. l " f'o+>;t... f Ffl... tp,,,, 1<S ; rl9q2. p C, (s...' 2
3 Reminder on the problem on the previous page: Put a ar on the chip(s) containing the memory location addressed by an address containing all ones (au of the address bits are input as a one). 2) (15 points) Suppose the following inputs (in hexadecimal) are applied to the 32bit shift unit used in the single cycle data path shown in the diagram on the la page of the exam. Determine the output of the shift unit (in hexadecimal). You may assume the "su " is a one to allow the shift unit to output a result. Shift Type () nput Value Shift Amount (count) Output rotate OxBA2FC61 OxFFFFFFDC A2. +F(..1 B arithmetic OxC5732BD OxOOOOOO3 FF (" r r F l: r logical Ox OxOOOOOOOC '55 S? 2.. Show your work here: FFiF F F C.J2 F P lt) u6 <.l " 1 L +1,c l.a'l "3" ' "'"" '"3 OUu<..) (J ' U 6 C 3'2+1(. ::c t t'n/ l... H )' el, : 1 F'" (,. 11 ' tt / ") i'ly,+ f' /' O L t t :: 3 N Ji ) lr tl.l ". J l i 3
4 3) Using the datapath we have be discussing in class and shown on the' la page of the exam (you may tear off that la page) write the microcode fragmts to accomplish the following procedures. Use an "X" wh a value is a don' t care. You may assume regier contains all zeros. For full credit complete the description field. Less regiers used and less eps in your answers earn more credit. Add more ep #s if you need more than is drawn below. a) (1 points) Write a microinruction to clear regier 5 using only the logical unit. # X Y Z rwe im 1 '5 X " im va au oafs lu f su d rf w msel description d )< Cl >. X x. () R5 <b C b) (1 points) Write a microcode fragmt (lor more microinructions) that writes the value that is in regier 15 to memory location OxOBDA. You may not need all the rows in the table. You may use other regiers as needed. # X Y Z rwe im im va au oafs lu f su d rf w msel description 1 )<. X t:) SDA X c.. (;> xx X R od6a 2 15 'l( 6. X 6 X X'''' ' X?<. c. a f M [l,, 1< S 3 5 'X J "" S LJ au t: CJ CJ "b r,"".:..s.,1 J "C'"...J5 ( 11 ;:') c... c) ( 2 POints) Usmg only regiers 1,2,3, and compute the expresson (note NOR means nor operation). M[R] = 8'R2 + (R3 NOR RtU # X Y Z rwe im im va au oafs lu f su d rf w msel description ) Y O X. t'oo l Xl' D ). R'3,& R'3> N (>_ R 2 2 'f. 2 3 "7 m f l e C> () X (.D. 2. h ;,o/; 1t 3 3 'f 3 c! 5 x... /)': 'X y. C> f... o R 'S R S '2. () X J C> 6 'a)o.1 X>< X D r< <? r< t s 5 1 'f i '2.. c, X () p.o) )y () X R 1 sh'{/ / ' 6 1 X () X X 'XX:fc,< () 'v...'j.., (} (V [ 1'J <t t<. l t3 F NUl<..'...);: '1 o J t c (; 1 t:, 6
5 ) (15 Points) Draw the ate diagram (circles connected by arcs with input/output on the arcs) and th the ate table (input, pre ate, next ate, output) for a sequce detector. Do not design the hardware, you are only showing the ate diagram and the ate table. The sequce detector has a single bit input and a single bit output. The sequce detector will detect two consecutive zeros and output a 1 wh it sees two consecutive O's. As an example fir input is a, second input is a, third input is a, fourth input is a, fifth input is a... example inputs and more repeated here are: your ate machine outputs should be: Hint: any time you are in the ate where you ju received a as an input and th you receive another, you should output a one. J '. ( Sl.l< '" ('.,1: r'>& 1(,J DulCY r a 6 D (:) () (,) 6 5
6 cvel, X r Z 'W fm lin ill1w e 'cleoumber fei!.ier driv onto X bus ".ete. dri,' onto Y bus ft2is:ter writt from Z bus rt i.f1" writt' able itnmediate able on Y bus immediate,..lue Sf n X y Z WHl i.m va r/w ",sc l6 t t5 deso1vn"on t5 t5 Sill extder arithmet " unit erulble a."s ad /, = l=, lb ct lu er; 1 "r mabie / oft unit e:nabl d ej1 load able to!"c able memory select ooe<atiol ckscr;o.;cn n " _ addt regier file 32 x [> memory au lullt luut COUUl '{" alitlunetic logical shift 2 lu unit /+' su eo logical functions X y oul fo 1 f, o f, f; shift typ<: s = logical = arithmelic 2 = rotate + count shifts right count shfts left ", <J f d data l / w msel 6
ECE2020 Final Exam Summer 2014 GTL July 30, 2014
ECE2020 Final Exam Summer 2014 GTL July 30, 2014 Name: Show your work for any possible partial credit. 100 possible points, 8 exam pages plus two supplemental pages. High Level Language Storage Functional
More informationECE 2020 Fundamentals of Digital Design Spring problems, 7 pages Exam Three Solutions 2 April DRAM chips required 4*16 = 64
Problem 1 (3 parts, 30 points) Memory Chips/Systems Part A (12 points) Consider a 256 Mbit DRAM chip organized as 16 million addresses of 16-bit words. Assume both the DRAM cell and the DRAM chip are square.
More information18~ lls RI. 2ft R. \ '2.0. <013 L-r (.,3!<-I. III DO. 0 I :") C)06Ii.I(J-t I ='> :2- J 10 Rfo /.1 S I \ \. 1 J. 4'2.. '2.) '34 P-o '2..
ECE2020 Test 2 Summer 2012 GTL Name: k.ey ------------------- June 27, 2013 Calculators not allowed. Show your work for any possible partial credit or in some cases for any credit at all. Note the last
More informationMAC 1147 Exam #6 Review
MAC 1147 Exam #6 Review Instructions: Exam #6 will consist of 8 questions plus a bonus problem. Some questions will have multiple parts and others will not. Some questions will be multiple choice and some
More informationCS222: Processor Design
CS222: Processor Design Dr. A. Sahu Dept of Comp. Sc. & Engg. Indian Institute of Technology Guwahati Processor Design building blocks Outline A simple implementation: Single Cycle Data pathandcontrol
More information/f) --.LL- ~/ -z- r8~~q _.r. 7~/ CODE NUMB~ /,/f/ DATE.5~ I 'CS Z.5h:; "ro-tj t.?t9k- /?,. d $r~n;p -. til O/(f dt'fc( ve'cl- WOOc/ UK?
/f) --.LL- ~/ -z- r8~~q _.r. 7~/5-73.. CODE NUMB~ /,/f/ DATE.5~ I 'CS Z.5h:; "ro-tj t.?t9k- /?,. d $r~n;p -. til O/(f dt'fc( ve'cl- WOOc/ UK? -IS"" ' / I DI RECTI ON & DESCRIPTION OF OBJECT TIED TO 01
More informationECE 250 / CPS 250 Computer Architecture. Processor Design Datapath and Control
ECE 250 / CPS 250 Computer Architecture Processor Design Datapath and Control Benjamin Lee Slides based on those from Andrew Hilton (Duke), Alvy Lebeck (Duke) Benjamin Lee (Duke), and Amir Roth (Penn)
More informationDepartment of Electrical Engineering and Computer Sciences Fall 2003 Instructor: Dave Patterson CS 152 Exam #1. Personal Information
University of California, Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences Fall 2003 Instructor: Dave Patterson 2003-10-8 CS 152 Exam #1 Personal Information First
More informationCMSC 2833 Lecture Memory Organization and Addressing
Computer memory consists of a linear array of addressable storage cells that are similar to registers. Memory can be byte-addressable, or word-addressable, where a word typically consists of two or more
More informationCS 351 Exam 2 Mon. 11/2/2015
CS 351 Exam 2 Mon. 11/2/2015 Name: Rules and Hints The MIPS cheat sheet and datapath diagram are attached at the end of this exam for your reference. You may use one handwritten 8.5 11 cheat sheet (front
More informationCS 152, Spring 2011 Section 2
CS 152, Spring 2011 Section 2 Christopher Celio University of California, Berkeley About Me Christopher Celio celio @ eecs Office Hours: Tuesday 1-2pm, 751 Soda Agenda Q&A on HW1, Lab 1 Pipelining Questions
More informationGood Evening! Welcome!
University of Florida EEL 3701 Fall 2011 Dr Eric M Schwartz Page 1/11 Exam 2 Instructions: Turn off all cell phones, beepers and other noise making devices Show all work on the front of the test papers
More information16COM / 40SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
INTRODUCTION KS0066U is a dot matrix LCD driver & controller LSI whichis fabricated by low power CMOS technology It can display 1or 2 lines with the 5 8 dots format or 1 line with the 5 11 dots format
More informationTopic 3. ARM Cortex M3(i) Memory Management and Access. Department of Electronics Academic Year 14/15. (ver )
Topic 3 ARM Cortex M3(i) Memory Management and Access Department of Electronics Academic Year 14/15 (ver 25-10-2014) Index 3.1. Memory maps 3.2. Memory expansion 3.3. Memory management & Data alignment
More informationDue: Instructor: G. Puvvada
EE457 Homework 18 (not too long Due: Instructor: G. Puvvada in the wooden box outside EEB243 The material which was not tested in the midterm is very important for the final exam. The final exam is supposed
More informationLCM NHD-0440CI-YTBL. User s Guide. (Liquid Crystal Display Module) RoHS Compliant. For product support, contact NHD CI- Y- T- B- L-
User s Guide NHD-0440CI-YTBL LCM (Liquid Crystal Display Module) RoHS Compliant NHD- 0440- CI- Y- T- B- L- Newhaven Display 4 Lines x 40 Characters C: Display Series/Model I: Factory line STN Yellow/Green
More informationUNIT 2 PROCESSORS ORGANIZATION CONT.
UNIT 2 PROCESSORS ORGANIZATION CONT. Types of Operand Addresses Numbers Integer/floating point Characters ASCII etc. Logical Data Bits or flags x86 Data Types Operands in 8 bit -Byte 16 bit- word 32 bit-
More informationCS 61C Summer 2016 Guerrilla Section 4: MIPS CPU (Datapath & Control)
CS 61C Summer 2016 Guerrilla Section 4: MIPS CPU (Datapath & Control) 1) If this exam were a CPU, you d be halfway through the pipeline (Sp15 Final) We found that the instruction fetch and memory stages
More informationicroprocessor istory of Microprocessor ntel 8086:
Microprocessor A microprocessor is an electronic device which computes on the given input similar to CPU of a computer. It is made by fabricating millions (or billions) of transistors on a single chip.
More information16COM / 80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
INTRODUCTION KS0070B is a dot matrix LCD driver & controller LSI which is fabricated by low power CMOS technology. It is capable of displaying 1 or 2 lines with the 5 7 format or 1 line with the 5 10 dots
More informationComputer Architecture
Computer Architecture Chapter 2 Instructions: Language of the Computer Fall 2005 Department of Computer Science Kent State University Assembly Language Encodes machine instructions using symbols and numbers
More informationCS Computer Architecture Spring Week 10: Chapter
CS 35101 Computer Architecture Spring 2008 Week 10: Chapter 5.1-5.3 Materials adapated from Mary Jane Irwin (www.cse.psu.edu/~mji) and Kevin Schaffer [adapted from D. Patterson slides] CS 35101 Ch 5.1
More informationECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012
Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate
More informationProgram controlled semiconductor device (IC) which fetches (from memory), decodes and executes instructions.
8086 Microprocessor Microprocessor Program controlled semiconductor device (IC) which fetches (from memory), decodes and executes instructions. It is used as CPU (Central Processing Unit) in computers.
More informationECE 485/585 Microprocessor System Design
Microprocessor System Design Lecture 4: Memory Hierarchy Memory Taxonomy SRAM Basics Memory Organization DRAM Basics Zeshan Chishti Electrical and Computer Engineering Dept Maseeh College of Engineering
More informationEXPERIMENT WRITE UP. LEARNING OBJECTIVES: 1. Get hands on experience with Assembly Language Programming 2. Write and debug programs in TASM/MASM
EXPERIMENT WRITE UP AIM: Assembly language program for 16 bit BCD addition LEARNING OBJECTIVES: 1. Get hands on experience with Assembly Language Programming 2. Write and debug programs in TASM/MASM TOOLS/SOFTWARE
More informationComputer Organization EE 3755 Midterm Examination
Name Computer Organization EE 3755 Midterm Examination Wednesday, 24 October 2012, 9:30 10:20 CDT Alias Problem 1 Problem 2 Problem 3 Problem 4 Problem 5 Problem 6 Problem 7 Exam Total (15 pts) (14 pts)
More informationCl. Cl. ..., V, V, -I..., - QJ d.
)> Cl. Cl...., m V, V, -I..., QJ :J V, - QJ d. 0 :J Main Points Address Translation Concept - How do we convert a virtual address to a physical address? Flexible Address Translation I R. lz G.z: f1..t:?z:.mo/2_'-(
More informationCS 151 Midterm. Instructions: Student ID. (Last Name) (First Name) Signature
CS 151 Midterm Name Student ID Signature :, (Last Name) (First Name) : : Instructions: 1. Please verify that your paper contains 11 pages including this cover. 2. Write down your Student-Id on the top
More informationUniversity of California, Berkeley College of Engineering Department of Electrical Engineering and Computer Science
University of California, Berkeley College of Engineering Department of Electrical Engineering and Computer Science Spring 2000 Prof. Bob Brodersen Midterm 1 March 15, 2000 CS152: Computer Architecture
More informationName: ID# UNIVERSITY OF CALIFORNIA Department of Electrical Engineering and Computer Sciences EECS150 Fall 2001 Prof. Subramanian Midterm III
UNIVERSITY OF CALIFORNIA Department of Electrical Engineering and Computer Sciences EECS150 Fall 2001 Prof. Subramanian Midterm III 1) Recalculate the various propogation delays in a 4-bit carry lookahead
More informationlao DISASSEMBLER Gould Inc., Design & TesT Sys~ems 4600 Old Ironsides Drive Santa Clara, CA Telephone: (408) Division
Publication Number 07-0308-0 February 984 K 05-0 LOG I C ANAL YlER USERS M\NUAl ADDENDUM lao DISASSEMBLER Gould Inc., Design & TesT Sys~ems 4600 Old Ironsides Drive Santa Clara, CA 95050-279 Telephone:
More informationMAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI
DEPARTMENT: ECE MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI 621213 QUESTION BANK SUBJECT NAME: DIGITAL ELECTRONICS SEMESTER III SUBJECT CODE: EC2203 UNIT 5 : Synchronous and Asynchronous Sequential
More informationGo Gators! Relax! May the Schwartz be with you!
Page 1/12 Exam 1 Instructions: Turn off cell phones beepers and other noise making devices. Show all work on the front of the test papers. If you need more room make a clearly indicated note on the front
More informationUniversity of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences. Spring 2010 May 10, 2010
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences EECS150 J. Wawrzynek Spring 2010 May 10, 2010 Final Exam Name: ID number: This is
More informationFor your convenience Apress has placed some of the front matter material after the index. Please use the Bookmarks and Contents at a Glance links to
For your convenience Apress has placed some of the front matter material after the index. Please use the Bookmarks and Contents at a Glance links to access them. Contents at a Glance About the Author...xi
More informationXYZ. Register File. right/left. shifter. add/sub +/- en shift en +/-
Microcode The datapath below incorporates an adder/subtractor and a one bit shifter. The arithmetic operation is specied by the add=sub control line. The subtraction is X -Y.The shift direction is controlled
More informationUniversity of California College of Engineering Computer Science Division -EECS. CS 152 Midterm I
Name: University of California College of Engineering Computer Science Division -EECS Fall 996 D.E. Culler CS 52 Midterm I Your Name: ID Number: Discussion Section: You may bring one double-sided pages
More informationCSE 378 Midterm 2/12/10 Sample Solution
Question 1. (6 points) (a) Rewrite the instruction sub $v0,$t8,$a2 using absolute register numbers instead of symbolic names (i.e., if the instruction contained $at, you would rewrite that as $1.) sub
More informationCD _. _. 'p ~~M CD, CD~~~~V. C ~'* Co ~~~~~~~~~~~~- CD / X. pd.0 & CD. On 0 CDC _ C _- CD C P O ttic 2 _. OCt CD CD (IQ. q"3. 3 > n)1t.
n 5 L n q"3 +, / X g ( E 4 11 " ') $ n 4 ) w Z$ > _ X ~'* ) i 1 _ /3 L 2 _ L 4 : 5 n W 9 U~~~~~~ 5 T f V ~~~~~~~~~~~~ (Q ' ~~M 3 > n)1 % ~~~~V v,~~ _ + d V)m X LA) z~~11 4 _ N cc ', f 'd 4 5 L L " V +,
More informationIntel 8086 MICROPROCESSOR ARCHITECTURE
Intel 8086 MICROPROCESSOR ARCHITECTURE 1 Features It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 2 20 memory locations (1 MB). It can support up to 64K I/O ports. It provides 14, 16
More informationCS 61C Fall 2016 Guerrilla Section 4: MIPS CPU (Datapath & Control)
CS 61C Fall 2016 Guerrilla Section 4: MIPS CPU (Datapath & Control) 1) If this exam were a CPU, you d be halfway through the pipeline (Sp15 Final) We found that the instruction fetch and memory stages
More informationFaculty of Engineering Systems & Biomedical Dept. First Year Cairo University Sheet 6 Computer I
aculty of Engineering Systems & Biomedical Dept. irst Year Cairo University Sheet 6 Computer I 1. Choose rue or alse for each of the following statements a) In a direct addressing mode instruction, the
More information! Memory Overview. ! ROM Memories. ! RAM Memory " SRAM " DRAM. ! This is done because we can build. " large, slow memories OR
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 2: April 5, 26 Memory Overview, Memory Core Cells Lecture Outline! Memory Overview! ROM Memories! RAM Memory " SRAM " DRAM 2 Memory Overview
More informationThe physical connection to the 861 Reference System consists of a Null Modem / RS232C cable.
This document provides relevant RS232 commands for the Meridian 861 Surround Processor. All basic commands take the form of two ASCII characters followed by a carriage return to execute. Once a basic command
More informationHigh-Performance DDR3 SDRAM Interface in Virtex-5 Devices Author: Adrian Cosoroaba
Application Note: Virtex-5 FPGAs XAPP867 (v1.2.1) July 9, 2009 High-Performance DD3 SDAM Interface in Virtex-5 Devices Author: Adrian Cosoroaba Summary Introduction DD3 SDAM Overview This application note
More informationCSE 378 Final Exam 3/14/11 Sample Solution
Name There are 8 questions worth a total of 100 points. Please budget your time so you get to all of the questions don t miss the short questions at the end. Keep your answers brief and to the point. Copies
More informationEE 457 Midterm Summer 14 Redekopp Name: Closed Book / 105 minutes No CALCULATORS Score: / 100
EE 47 Midterm Summer 4 Redekopp Name: Closed Book / minutes No CALCULATORS Score: /. (7 pts.) Short Answer [Fill in the blanks or select the correct answer] a. If a control signal must be valid during
More informationLINPO TECHNOLOGY LTD SPECIFICATIONS OF LCD MODULE
LINPO TECHNOLOGY LTD SPECIFICATIONS OF LCD MODULE PART NUMBER TECH1602B SERIES DATE JULY 28, 1998 CONTENTS Mechanical Diagram 2 Absolute Maximum Ratings 3 Description of Terminals 3 Optical Characteristics
More informationCS 151 Quiz 4. Instructions: Student ID. (Last Name) (First Name) Signature
CS 151 Quiz 4 Name Student ID Signature :, (Last Name) (First Name) : : Instructions: 1. Please verify that your paper contains 9 pages including this cover. 2. Write down your Student-Id on the top of
More informationTechnical Note TN15. G68 RS232 Interface. 5 th January Source Commands. Volume Commands
Technical Note TN15 5 th January 2009 G68 RS232 Interface The RS232 interface for the G68 can be operated from any terminal which operates at 9600 baud with 1 start bit, 1 stop bit and 0 parity. Commands
More informationare Softw Instruction Set Architecture Microarchitecture are rdw
Program, Application Software Programming Language Compiler/Interpreter Operating System Instruction Set Architecture Hardware Microarchitecture Digital Logic Devices (transistors, etc.) Solid-State Physics
More informationCOSC3330 Computer Architecture Lecture 7. Datapath and Performance
COSC3330 Computer Architecture Lecture 7. Datapath and Performance Instructor: Weidong Shi (Larry), PhD Computer Science Department University of Houston Datapath Performance 2 Datapath Control Signals
More informationIntroduction to the MIPS. Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University
Introduction to the MIPS Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University Introduction to the MIPS The Microprocessor without Interlocked Pipeline Stages
More informationLCM NHD-0116AZ-FL-GBW. User s Guide. (Liquid Crystal Display Module) RoHS Compliant. For product support, contact NHD AZ- F- L- G- B- W-
User s Guide LCM (Liquid Crystal Display Module) RoHS Compliant NHD- 0116- AZ- F- L- G- B- W- Newhaven Display 1 Lines x 6 Characters Version Line Transflective Yellow/Green LED B/L STN-Gray 6:00 View
More informationChapter 7. Storage Components
7. Storage Components 7- Chapter 7. Storage Components ntroduction Storage components store data and perform simple data transformations, such as counting and shifting. Registers, counters, register files,
More information16COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
6COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD INTRODUCTION The is a dot matrix LCD driver & controller LSI which is fabricated by low power CMOS technology It is capable of displaying or 2 lines with
More informationEE 457 Midterm Summer 14 Redekopp Name: Closed Book / 105 minutes No CALCULATORS Score: / 100
EE 47 Midterm Summer 4 Redekopp Name: Closed Book / minutes No CALCULATORS Score: /. (7 pts.) Short Answer [Fill in the blanks or select the correct answer] a. If a control signal must be valid during
More informationIntroduction to Microprocessor
Introduction to Microprocessor The microprocessor is a general purpose programmable logic device. It is the brain of the computer and it performs all the computational tasks, calculations data processing
More informationInstruction Set Architecture part 1 (Introduction) Mehran Rezaei
Instruction Set Architecture part 1 (Introduction) Mehran Rezaei Overview Last Lecture s Review Execution Cycle Levels of Computer Languages Stored Program Computer/Instruction Execution Cycle SPIM, a
More informationEC-333 Microprocessor and Interfacing Techniques
EC-333 Microprocessor and Interfacing Techniques Lecture 3 The Microprocessor and its Architecture Dr Hashim Ali Fall - 2018 Department of Computer Science and Engineering HITEC University Taxila Slides
More information11/22/1999 7pm - 9pm. Name: Login Name: Preceptor Name: Precept Number:
Login Preceptor Precept Number: Computer Science 126 Second Midterm Exam 11/22/1999 7pm - 9pm This exam has 10 questions. The weight of each question is printed in the table below and next to each question.
More informationhttps://support.industry.siemens.com/cs/ww/en/view/
Support Packages for TIA Portal V13 March 2018 https://support.industry.siemens.com/cs/ww/en/view/72341852 Siemens Industry Online Support This entry is from the Siemens Industry Online Support. The general
More informationFinal Exam Fall 2007
ICS 233 - Computer Architecture & Assembly Language Final Exam Fall 2007 Wednesday, January 23, 2007 7:30 am 10:00 am Computer Engineering Department College of Computer Sciences & Engineering King Fahd
More informationOTP MATRIX 3-D MEMORY - 32PIN TSOP 16MB, 32MB, 64MB DATA SHEET DOCUMENT NUMBER: DS004 REVISION: 1.11 REVISION DATE:
16MB, 32MB, 64MB DATA SHEET REVISION: 111 REVISION DATE: 06-24-05 REV 111 06/24/05 NOTICES: Copyright 2002, 2004, 2005 Matrix Semiconductor, Inc All rights reserved If you have received this document from
More information2017 Summer Assignment MAT 201: Geometry
2017 Summer Assignment MAT 201: Geometry King Geometry 201 Summer Assignment @ 2016 Kuta Sof tware LLC. All rights Name re se r v e d The Geometry 20lSummerAssignment has two parts. Part 1 consists of
More informationCISE Qualifying Exam I 9 January 2017
CISE Qualifying Exam I 9 January 2017 STUDENT EXAM NUMBER: General Instructions: I. This is a closed book exam. You have 6 hours to complete the examination. The proctor will tell you when to beg n and
More information16-Bit Intel Processor Architecture
IBM-PC Organization 16-Bit Intel Processor Architecture A-16 bit microprocessor can operate on 16 bits of data at a time. 8086/8088 have the simplest structure 8086/8088 have the same instruction set,
More information1.3inch OLED User Manual
1.3inch OLED User Manual 1. Key Parameters Table 1: Key Parameters Driver Chip SH1106 Interface 3-wire SPI 4-wire SPI I2C Resolution 128*64 Display Size 1.3 inch Dimension 29mm*33mm Colors Yellow, Blue
More informationDNSSEC Workshop. Dan York, Internet Society ICANN 53 June 2015
DNSSEC Workshop Dan York, Internet Society ICANN 53 June 2015 First, a word about our host... 2 Program Committee Steve Crocker, Shinkuro, Inc. Mark Elkins, DNS/ZACR Cath Goulding, Nominet Jean Robert
More informationECE Sample Final Examination
ECE 3056 Sample Final Examination 1 Overview The following applies to all problems unless otherwise explicitly stated. Consider a 2 GHz MIPS processor with a canonical 5-stage pipeline and 32 general-purpose
More informationFigure 1 Logical view of the system memory.
Memory Addressing The memory of a computer system consists of tiny electronic switches, with each switch in one of two states: open or closed. It is, however, more convenient to think of these states as
More informationChapter 2. Instruction Set Design. Computer Architectures. software. hardware. Which is easier to change/design??? Tien-Fu Chen
Computer Architectures Chapter 2 Tien-Fu Chen National Chung Cheng Univ. chap2-0 Instruction Set Design software instruction set hardware Which is easier to change/design??? chap2-1 Instruction Set Architecture:
More informationCOS 126 General Computer Science Fall Exam 1
COS 126 General Computer Science Fall 2005 Exam 1 This test has 9 questions worth a total of 50 points. You have 120 minutes. The exam is closed book, except that you are allowed to use a one page cheatsheet,
More informationWithout fully opening the exam, check that you have pages 1 through 11.
Name: Section: Recitation Instructor: INSTRUCTIONS Fill in your name, etc. on this first page. Without fully opening the exam, check that you have pages 1 through 11. Show all your work on the standard
More informationSPECIFICATIONS FOR LCD MODULE
145 Royal Crest Court Unit 42 Markham, ON, Canada L3R 9Z4 Tel: 95-477-1166 Fax: 95-477-1782 http://www.orientdisplay.com SPECIFICATIONS FOR LCD MODULE CUSTOMER CUSTOMER PART NO. ACMMI PART NO. AMC161A
More information4. What is the average CPI of a 1.4 GHz machine that executes 12.5 million instructions in 12 seconds?
Chapter 4: Assessing and Understanding Performance 1. Define response (execution) time. 2. Define throughput. 3. Describe why using the clock rate of a processor is a bad way to measure performance. Provide
More information8086 INTERNAL ARCHITECTURE
8086 INTERNAL ARCHITECTURE Segment 2 Intel 8086 Microprocessor The 8086 CPU is divided into two independent functional parts: a) The Bus interface unit (BIU) b) Execution Unit (EU) Dividing the work between
More informationGrading: 3 pts each part. If answer is correct but uses more instructions, 1 pt off. Wrong answer 3pts off.
Department of Electrical and Computer Engineering University of Wisconsin Madison ECE 552 Introductions to Computer Architecture Homework #2 (Suggested Solution) 1. (10 points) MIPS and C program translations
More informationEE251: Tuesday December 4
EE251: Tuesday December 4 Memory Subsystem continued Timing requirements Adding memory beyond 4 Gbyte Time Allowing: Begin Review for Final Exam Homework #9 due Thursday at beginning of class Friday is
More informationUser's Guide : DOC: CB005
" COL R/GRAPHC User's Guide : - ADAPTOR DOC: CB005 COLOR/GRAPHCS ADAPTOR FOR 16-BT PC ( (. FEATURES 1. Attachable to the color monitor television frequency monitor.or hollle television sets (user-supplied
More informationSPAREPARTSCATALOG: CONNECTORS SPARE CONNECTORS KTM ART.-NR.: 3CM EN
SPAREPARTSCATALOG: CONNECTORS ART.-NR.: 3CM3208201EN CONTENT SPARE CONNECTORS AA-AN SPARE CONNECTORS AO-BC SPARE CONNECTORS BD-BQ SPARE CONNECTORS BR-CD 3 4 5 6 SPARE CONNECTORS CE-CR SPARE CONNECTORS
More informationChapter 1. Computer Abstractions and Technology. Lesson 3: Understanding Performance
Chapter 1 Computer Abstractions and Technology Lesson 3: Understanding Performance Manufacturing ICs 1.7 Real Stuff: The AMD Opteron X4 Yield: proportion of working dies per wafer Chapter 1 Computer Abstractions
More informationIntel 8086: Instruction Set
IUST-EE (Chapter 6) Intel 8086: Instruction Set 1 Outline Instruction Set Data Transfer Instructions Arithmetic Instructions Bit Manipulation Instructions String Instructions Unconditional Transfer Instruction
More informationECE 545 Fall 2013 Final Exam
ECE 545 Fall 2013 Final Exam Problem 1 Develop an ASM chart for the circuit EXAM from your Midterm Exam, described below using its A. pseudocode B. table of input/output ports C. block diagram D. interface
More informationModbus User Manual APPLIED MOTION PRODUCTS, INC. Modbus is a registered trademark of Schneider Electric, licensed to the Modbus Organization, Inc.
APPLIED MOTION PRODUCTS, INC. Modbus is a registered trademark of Schneider Electric, licensed to the Modbus Organization, Inc. Covers the following Modbus RTU enabled drives: ST5-Q-RN ST5-Q-RE ST5-Q-NN
More informationECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010
Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate
More informationCrystalfontz America, Inc.
Crystalfontz America, Inc. CUSTOMER : MODULE NO.: CFAH22A-NGG-JP SALES BY APPROVED BY CHECKED BY PREPARED BY Crystalfontz America, Inc. 12412 East Saltese Avenue Spokane Valley, WA 99216-357 Phone: (888)
More information10/24/2016. Let s Name Some Groups of Bits. ECE 120: Introduction to Computing. We Just Need a Few More. You Want to Use What as Names?!
University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering ECE 120: Introduction to Computing Memory Let s Name Some Groups of Bits I need your help. The computer we re going
More informationLecture XIV 8086 Memory Interface. Wisam I Hasan
Lecture XIV 886 Memory Interface Wisam I Hasan Objectives: Upon completion you will be able to:. How to interface a memory device with µp 2. How to access memory in READ or WRITE 3. Describe memory structure
More informationSPARE CONNECTORS KTM 2014
SPAREPARTSCATALOG: // ENGINE ART.-NR.: 3208201EN CONTENT CONNECTORS FOR WIRING HARNESS AA-AN CONNECTORS FOR WIRING HARNESS AO-BC CONNECTORS FOR WIRING HARNESS BD-BQ CONNECTORS FOR WIRING HARNESS BR-CD
More informationRow 1 This is data This is data
mpdf TABLES CSS Styles The CSS properties for tables and cells is increased over that in html2fpdf. It includes recognition of THEAD, TFOOT and TH. See below for other facilities such as autosizing, and
More informationRow 1 This is data This is data. This is data out of p This is bold data p This is bold data out of p This is normal data after br H3 in a table
mpdf TABLES CSS Styles The CSS properties for tables and cells is increased over that in html2fpdf. It includes recognition of THEAD, TFOOT and TH. See below for other facilities such as autosizing, and
More informationQuestion 0. Do not turn this page until you have received the signal to start. (Please fill out the identification section above) Good Luck!
CSC B58 Winter 2017 Final Examination Duration 2 hours and 50 minutes Aids allowed: none Last Name: Student Number: UTORid: First Name: Question 0. [1 mark] Read and follow all instructions on this page,
More informationt RP Clock Frequency (max.) MHz
3.3 V 32M x 64/72-Bit, 256MByte SDRAM Modules 168-pin Unbuffered DIMM Modules 168 Pin unbuffered 8 Byte Dual-In-Line SDRAM Modules for PC main memory applications using 256Mbit technology. PC100-222, PC133-333
More informationGrading Results Total 100
University of California, Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences Fall 2003 Instructor: Dave Patterson 2003-10-8 CS 152 Exam #1 Personal Information First
More informationName:. _ -A. ECE 411 Exam 2. November 3, pm-10pm. This exam has 5 questions. Make sure you have a complete exam before you begin.
Name:. _ A.!...,!n.!...l.;s~w=e=:: '.) J...t _ November 3, 2015 7pm10pm This exam has 5 questions. Make sure you have a complete exam before you begin. Write your name on every page in case pages become
More informationECE 3056: Architecture, Concurrency, and Energy of Computation. Sample Problem Set: Memory Systems
ECE 356: Architecture, Concurrency, and Energy of Computation Sample Problem Set: Memory Systems TLB 1. Consider a processor system with 256 kbytes of memory, 64 Kbyte pages, and a 1 Mbyte virtual address
More informationCOP472-3 Liquid Crystal Display Controller
COP472-3 Liquid Crystal Display Controller General Description The COP472 3 Liquid Crystal Display (LCD) Controller is a peripheral member of the COPSTM family fabricated using CMOS technology The COP472-3
More informationEE 3170 Microcontroller Applications
EE 3170 Microcontroller Applications Lecture 4 : Processors, Computers, and Controllers - 1.2 (reading assignment), 1.3-1.5 Based on slides for ECE3170 by Profs. Kieckhafer, Davis, Tan, and Cischke Outline
More information