Lab 5: Introduction to the Synthesizer

Size: px
Start display at page:

Download "Lab 5: Introduction to the Synthesizer"

Transcription

1 Lab 5: Introduction to the Synthesizer ECE 2060 Spring, 2016 Haocheng Zhu Gregory Ochs Monday 12:40 15:40 Date of Experiment: 04/04/16 Date of Submission: 04/15/16

2 Abstract The purpose of lab 5 is to learn how to generate the signals for the timing and the signals for the various tones and team also would use for electronic music. The functional name used for the digital design that generates waveforms by cycling through pre programmed memory is a synthesizer. In the first part of the lab, team would build a relatively simple wave synthesizer using the megafuctions LPM_ROM and LPM_COUNTER. From the wave synthesizer, the team could observe a wave generators functionality. The second part is uses a bit shifting technique in an improved signal generator, known as a synthesizer. Introduction The purpose of this lab was to learn how to generate the signals for the timing and the signals for the various tones. The first part is to build a simple wave generator using a counter and Rom to generate the waves. The second part is to build a wave generator that implements bit shifting, creating a synthesizer. The synthesizer changes frequency easier than the wave generator. In lab 5, the team created two synthesizers. The first one should calculate the address and the second one could be used directly to create an output. Theory Calculation 1. P = f * 2^m For 32 bits: Theoretical: P =.025*2^32 = Experimental: P = Error = ( )/ = = % error For 8 bits: Theoretical: P =.025*2^8 = 6.4

3 Experimental: P = 6 Error = (6.4 6)/6.4 =.0625 = 6.25% error Calculation 2. P = (2^m / Fs) F => F = P/(2^m / Fs) => F = P*Fs/(2^m) Fs = For 32 bits: Theoretical: F = 46860* /(2^32) = Hz Experimental: F = 46860* /(2^32) = Hz For 8 bits: Theoretical: F = 46860* 6.4/(2^8) = Hz Experimental: F = 46860* 6/(2^8) = Hz Equipment and Procedures As with several of the previous labs, this lab had two parts Part 1: In the first part of the lab, the team took an existing Quertus project and.mif files and created the circuit as instructed. The goal was to create a wave generator. The team then used Signal Tap II to save a set of data points from the output, and used Matlab to create the graph in Figure 1. Part 2: During this part of the lab, the team was to make two different synthesizers. The team followed the instructions and created two different synthesizers, one using thirty two bit integers, which were bit shifted to when accessing the lookup table, and one using eight bit integers that did not require bit shifting. This required a different P value, whose value was derived in Calculation 1. Using Signal Tap II, the team recorded the wave pattern for the thirty two bit and eight bit

4 synthesizers. The data was then plotted in Matlab, and can be seen in Figure 2 and Figure 3 respectively.

5 Experiment Results Figure 1. Figure 2.

6 Figure 3.

7 Discussion and Suggestions Topic 1: Describe how the content of a ROM (.mif file) is converted to a continuous synthesized waveform. The Rom(.mif file) is used to synthesize the wave by each of the numbers associated with another number on a list. When a number goes into the Rom, the Rom would output the number associated with another one. All the numbers going through the Rom could make a wave. Topic 2: How do you multiply and divide by powers of 2 using bit shifting? Explain the process for both signed and unsigned numbers. To divided by powers of 2 in bit shifting for signed numbers, you should move the replace the end of the bus which is usually 0 by the power of the number you divided which is the changed the size of the bus. If you need to have the same size bus you just repeat the most significant bit by the number that is the power of two. To multiply by powers of 2 in bit shifting for signed numbers, you can add the 0 s equal to the number that is to the power of 2 to the end of the original sequence. To divide for unsigned numbers by powers of 2 in bit shifting, it is the same thing as signed but if you need to pad numbers just put 0 s instead of the pad numbers. To multiple for unsigned numbers by powers of 2 in bit shifting, you can add 0 s equal to the number that is to the power of 2 to the end of the original unsigned integer Topic 3: You are given a.mif file that has 512 words and each word is 32 bits long. How should you set up the sizes of the address bus and the q bus (data bus) of an LPM_ROM to use this mif file? 512 words and 32 bits long the size of the address bus would be 9 and the q would be 32. Topic 4: How do you change the frequency of the synthesizers made in project 2?

8 To change the frequency of the synthesizers in project 2 you would change the P value that is contained in the constant LPM. To calculate the P value, multiple the number of words by the normalized frequency. Topic 5: In future labs, we will be using the synthesizers to make musical tones. For each of the notes in the table below, calculate the P value both for m=8 and m=32. Round the P values to the nearest integer. Recall that normalized frequency f = F/Fs and Fs = sample/sec for this course. Music Note Frequen Normaliz P (m = 8) P cy (F) ed Freq (m=32) (f) B Hz C Hz D 294 Hz

9 Topic 6: Explain why the 32 bit address calculation is a better choice for music than an 8 bit address calculation In a 8 bit address address, you can only record 2^8 (256) different waves. In a 32 bit address, you can record 2^32 different waves. If you want to record a music which contains a lot of different waves, a 32 bit address could record much more waves than 8 bit address which means the more clearly you can perform this music. Also, the 32 bit address has a larger margin for error meaning that the signal will better stay at the intended frequency. In this lab the experimental frequency and theoretical frequency for the 32 bit synthesizer were nearly identical but the experimental frequency and theoretical frequency for the 8 bit synthesizer had a larger error. Conclusion In the part one of this lab, all of our group members master the skills to draw the ROM and counter s block diagram. Also, we understand that setting the ROM comes with the change of address bits. What s more, in the second part, we learned how to create a synthesizer and how to calculate its the P value. Acknowledgements All group members participated equally on the lab. Each member had a hand in writing and editing the report.

Introduction to the Synthesizer ReadMeFirst

Introduction to the Synthesizer ReadMeFirst Introduction to the Synthesizer ReadMeFirst Lab Summary This is the first laboratory in a series of three that will ultimately become an electronic keyboard design. This week you will learn how to generate

More information

DE2 Electronic Keyboard ReadMeFirst

DE2 Electronic Keyboard ReadMeFirst DE2 Electronic Keyboard ReadMeFirst Lab Summary: In this lab, you will implement a two-tone electronic keyboard using the waveform synthesizer design from the previous lab. This lab is divided into two

More information

The simplest form of storage is a register file. All microprocessors have register files, which are known as registers in the architectural context.

The simplest form of storage is a register file. All microprocessors have register files, which are known as registers in the architectural context. 1 In this lecture, we will consider the various type of storage (memory) that FPGAs allow us to implement. The major advantage of FPGAs is that it contains lots of small blocks of memory modules, which

More information

ECE 437 Computer Architecture and Organization Lab 6: Programming RAM and ROM Due: Thursday, November 3

ECE 437 Computer Architecture and Organization Lab 6: Programming RAM and ROM Due: Thursday, November 3 Objectives: ECE 437 Computer Architecture and Organization Lab 6: Programming RAM and ROM Due: Thursday, November 3 Build Instruction Memory and Data Memory What to hand in: Your implementation source

More information

EE 109L Final Review

EE 109L Final Review EE 09L Final Review Name: Closed Book / Score:. Short Answer (6 pts.) a. Storing temporary values in (memory / registers) is preferred due to the (increased / decreased) access time. b. True / False: A

More information

EE 109L Review. Name: Solutions

EE 109L Review. Name: Solutions EE 9L Review Name: Solutions Closed Book / Score:. Short Answer (6 pts.) a. Storing temporary values in (memory / registers) is preferred due to the (increased / decreased) access time. b. True / False:

More information

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences Introductory Digital Systems Lab (6.111) uiz - Spring 2004 Prof. Anantha Chandrakasan Student Name: Problem

More information

ECE 341. Lecture # 6

ECE 341. Lecture # 6 ECE 34 Lecture # 6 Instructor: Zeshan Chishti zeshan@pdx.edu October 5, 24 Portland State University Lecture Topics Design of Fast Adders Carry Looakahead Adders (CLA) Blocked Carry-Lookahead Adders Multiplication

More information

Verilog for High Performance

Verilog for High Performance Verilog for High Performance Course Description This course provides all necessary theoretical and practical know-how to write synthesizable HDL code through Verilog standard language. The course goes

More information

The CPU and Memory. How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram:

The CPU and Memory. How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram: The CPU and Memory How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram: 1 Registers A register is a permanent storage location within

More information

Lab 4: Register File and Memory 50 points Instructor: Yifeng Zhu Due: One week

Lab 4: Register File and Memory 50 points Instructor: Yifeng Zhu Due: One week Objectives: Lab 4: Register File and Memory 50 points Instructor: Yifeng Zhu Due: One week Build Register File Build Instruction Memory and Data Memory 1. Overview A combinational circuit neither contains

More information

EITF35 - Introduction to Structured VLSI Design (Fall 2017) Course projects

EITF35 - Introduction to Structured VLSI Design (Fall 2017) Course projects 1 EITF35 - Introduction to Structured VLSI Design (Fall 2017) Course projects v.1.0.0 1 Introduction This document describes the course projects provided in EITF35 Introduction to Structured VLSI Design

More information

University of Florida EEL 3701 Drs. K. Gugel & Eric M. Schwartz. MaxPlus II ROM Creation Instructions

University of Florida EEL 3701 Drs. K. Gugel & Eric M. Schwartz. MaxPlus II ROM Creation Instructions Page 1/5 Problem: You have an ASM or CPU that you would like to control/test from an EEPROM. How can you simulate the EEPROM under MaxPlus? Solutions Use the ROM model found in the LPM library. Design

More information

ECE 463 Lab 1: Introduction to LabVIEW

ECE 463 Lab 1: Introduction to LabVIEW ECE 463 Lab 1: Introduction to LabVIEW 1. Introduction The purpose of the lab session of ECE463 is to apply/practice the digital communication theory on software-defined radios (USRPs). USRP is coupled

More information

ECE 5760 Lab 0. Submitted 09/11/2009

ECE 5760 Lab 0. Submitted 09/11/2009 ECE 5760 Lab 0 Submitted 09/11/2009 1. Introduction The purpose of Lab 0 was to develop familiarity with the lab equipment, Altera hardware, and design software by creating a simple wave generator. The

More information

ECE 341. Lecture # 7

ECE 341. Lecture # 7 ECE 34 Lecture # 7 Instructor: Zeshan Chishti zeshan@pdx.edu October 2, 24 Portland State University Lecture Topics Multiplication of Unsigned Numbers Sequential Circuit Multiplier Multiplication of Signed

More information

How to learn MATLAB? Some predefined variables

How to learn MATLAB? Some predefined variables ECE-S352 Lab 1 MATLAB Tutorial How to learn MATLAB? 1. MATLAB comes with good tutorial and detailed documents. a) Select MATLAB help from the MATLAB Help menu to open the help window. Follow MATLAB s Getting

More information

2. (2 pts) If an external clock is used, which pin of the 8051 should it be connected to?

2. (2 pts) If an external clock is used, which pin of the 8051 should it be connected to? ECE3710 Exam 2. Name _ Spring 2013. 5 pages. 102 points, but scored out of 100. You may use any non-living resource to complete this exam. Any hint of cheating will result in a 0. Part 1 Short Answer 1.

More information

Fault Injection Test Bed for Clock Violation

Fault Injection Test Bed for Clock Violation Fault Injection Test Bed for Clock Violation E. Kavitha P.S. Indrani M. J. C. Prasad Abstract: In this paper, the International Data Encryption (IDEA) algorithm synthesis models will be used as test encryption

More information

2015 Paper E2.1: Digital Electronics II

2015 Paper E2.1: Digital Electronics II s 2015 Paper E2.1: Digital Electronics II Answer ALL questions. There are THREE questions on the paper. Question ONE counts for 40% of the marks, other questions 30% Time allowed: 2 hours (Not to be removed

More information

AE Computer Programming for Aerospace Engineers

AE Computer Programming for Aerospace Engineers AE 030 - Computer Programming for Aerospace Engineers Instructor Information: Credit: Professor Long Lu Long.Lu@sjsu.edu 2 units Class Times & Locations: Section 01 (Lecture): M 16:30-17:20 in CL 226 Section

More information

LAB 9 The Performance of MIPS

LAB 9 The Performance of MIPS LAB 9 The Performance of MIPS Goals Learn how to determine the performance of a processor. Improve the processor performance by adding new instructions. To Do Determine the speed of the processor in Lab

More information

ECE 465, Spring 2010, Instructor: Prof. Shantanu Dutt. Project 2 : Due Fri, April 23, midnight.

ECE 465, Spring 2010, Instructor: Prof. Shantanu Dutt. Project 2 : Due Fri, April 23, midnight. ECE 465, Spring 2010, Instructor: Prof Shantanu Dutt Project 2 : Due Fri, April 23, midnight 1 Goal The goals of this project are: 1 To design a sequential circuit that meets a given speed requirement

More information

ECE Lab 8. Logic Design for a Direct-Mapped Cache. To understand the function and design of a direct-mapped memory cache.

ECE Lab 8. Logic Design for a Direct-Mapped Cache. To understand the function and design of a direct-mapped memory cache. ECE 201 - Lab 8 Logic Design for a Direct-Mapped Cache PURPOSE To understand the function and design of a direct-mapped memory cache. EQUIPMENT Simulation Software REQUIREMENTS Electronic copy of your

More information

Laboratory 1 Introduction to MATLAB for Signals and Systems

Laboratory 1 Introduction to MATLAB for Signals and Systems Laboratory 1 Introduction to MATLAB for Signals and Systems INTRODUCTION to MATLAB MATLAB is a powerful computing environment for numeric computation and visualization. MATLAB is designed for ease of use

More information

DIGITAL ARITHMETIC: OPERATIONS AND CIRCUITS

DIGITAL ARITHMETIC: OPERATIONS AND CIRCUITS C H A P T E R 6 DIGITAL ARITHMETIC: OPERATIONS AND CIRCUITS OUTLINE 6- Binary Addition 6-2 Representing Signed Numbers 6-3 Addition in the 2 s- Complement System 6-4 Subtraction in the 2 s- Complement

More information

Lab 6 Using PicoBlaze. Fast Sorting.

Lab 6 Using PicoBlaze. Fast Sorting. Lab 6 Using PicoBlaze. Fast Sorting. Design, implement, and verify experimentally a circuit shown in the block diagram below, composed of the following major components: PicoBlaze-6 microcontroller with

More information

Midterm Exam ECE 448 Spring 2019 Wednesday, March 6 15 points

Midterm Exam ECE 448 Spring 2019 Wednesday, March 6 15 points Midterm Exam ECE 448 Spring 2019 Wednesday, March 6 15 points Instructions: Zip all your deliverables into an archive .zip and submit it through Blackboard no later than Wednesday, March 6,

More information

ENEE 245 Lab 1 Report Rubrics

ENEE 245 Lab 1 Report Rubrics ENEE 4 Lab 1 Report Rubrics Design Clearly state the design requirements Derive the minimum SOP Show the circuit implementation. Draw logic diagram and wiring diagram neatly Label all the diagrams/tables

More information

Lab 3: Building a Power Supply and a Stereo Amplifier

Lab 3: Building a Power Supply and a Stereo Amplifier ECE 212 Spring 2010 Circuit Analysis II Names: Objectives Lab 3: Building a Power Supply and a Stereo Amplifier In this lab exercise you will build a regulated variable-voltage power supply and a 10-watt

More information

Decimals Outcomes. Represent Q Using Decomposition

Decimals Outcomes. Represent Q Using Decomposition 1 Decimals Outcomes Represent addition, subtraction, multiplication, and division in Q using number lines and decomposition. Perform addition, subtraction, multiplication, and division in Q. Convert between

More information

DLD VIDYA SAGAR P. potharajuvidyasagar.wordpress.com. Vignana Bharathi Institute of Technology UNIT 1 DLD P VIDYA SAGAR

DLD VIDYA SAGAR P. potharajuvidyasagar.wordpress.com. Vignana Bharathi Institute of Technology UNIT 1 DLD P VIDYA SAGAR UNIT I Digital Systems: Binary Numbers, Octal, Hexa Decimal and other base numbers, Number base conversions, complements, signed binary numbers, Floating point number representation, binary codes, error

More information

ECE 341 Midterm Exam

ECE 341 Midterm Exam ECE 341 Midterm Exam Time allowed: 90 minutes Total Points: 75 Points Scored: Name: Problem No. 1 (10 points) For each of the following statements, indicate whether the statement is TRUE or FALSE: (a)

More information

CMPE 413/ CMSC 711. Project Specification: 16 bit 2 s complement Adder and 8 bit 2 s complement multiplier. GND. Input bus. Latches I[8]-I[15]

CMPE 413/ CMSC 711. Project Specification: 16 bit 2 s complement Adder and 8 bit 2 s complement multiplier. GND. Input bus. Latches I[8]-I[15] Project Specification: 16 bit 2 s complement Adder and 8 bit 2 s complement multiplier. Assigned: Fri, Nov 3rd Due: Tue, Dec. 19th Description: con1 I[15] I[14] I[13] GND I[12] I[11] I[10] I[9] con2 O[15]

More information

Assignment 5 Audio & Files in MATLAB Due Friday, November 16, 11:59 pm

Assignment 5 Audio & Files in MATLAB Due Friday, November 16, 11:59 pm Assignment 5 Audio & Files in MATLAB Due Friday, November 16, 11:59 pm Remember to comment your.m files using % or Matlab Text Comment. help and doc is your friend. Submit the indicated files via email

More information

Amrita Vishwa Vidyapeetham. EC429 VLSI System Design Answer Key

Amrita Vishwa Vidyapeetham. EC429 VLSI System Design Answer Key Time: Two Hours Amrita Vishwa Vidyapeetham B.Tech Second Assessment March 2013 Eighth Semester Electrical and Electronics Engineering EC429 VLSI System Design Answer Key Answer all Questions Roll No: Maximum:

More information

Hands-on Lab 2: LabVIEW NI-DAQ Basics 2

Hands-on Lab 2: LabVIEW NI-DAQ Basics 2 Hands-on Lab 2: LabVIEW NI-DAQ Basics 2 Recall that the final objective is position regulation using computer-controlled state feedback. Computer control requires both software, like LabVIEW and hardware,

More information

ENGR 40M Project 3c: Switch debouncing

ENGR 40M Project 3c: Switch debouncing ENGR 40M Project 3c: Switch debouncing For due dates, see the overview handout 1 Introduction This week, you will build on the previous two labs and program the Arduino to respond to an input from the

More information

Analog, Digital Signals; Computer Structure

Analog, Digital Signals; Computer Structure Analog, Digital Signals; Computer Structure David M. Auslander Mechanical Engineering University of California at Berkeley Copyright 2007, D.M.Auslander Signal Impedance Relationship of current and voltage

More information

Math 250A (Fall 2009) - Lab I: Estimate Integrals Numerically with Matlab. Due Date: Monday, September 21, INSTRUCTIONS

Math 250A (Fall 2009) - Lab I: Estimate Integrals Numerically with Matlab. Due Date: Monday, September 21, INSTRUCTIONS Math 250A (Fall 2009) - Lab I: Estimate Integrals Numerically with Matlab Due Date: Monday, September 21, 2009 4:30 PM 1. INSTRUCTIONS The primary purpose of this lab is to understand how go about numerically

More information

CS/COE 0447 Example Problems for Exam 2 Spring 2011

CS/COE 0447 Example Problems for Exam 2 Spring 2011 CS/COE 0447 Example Problems for Exam 2 Spring 2011 1) Show the steps to multiply the 4-bit numbers 3 and 5 with the fast shift-add multipler. Use the table below. List the multiplicand (M) and product

More information

I 3 I 2. ! Language of logic design " Logic optimization, state, timing, CAD tools

I 3 I 2. ! Language of logic design  Logic optimization, state, timing, CAD tools Course Wrap-up Let s Try the Priority Encoder One More Time = =! Priority Encoder Revisited! What (We Hope) You Learned I 3 O 3 I j O j! Design Methodology! I 2 O 2 I O I O Zero Oj Ij Ij CS 5 - Spring

More information

EECS150: Components and Design Techniques for Digital Systems

EECS150: Components and Design Techniques for Digital Systems EECS150: Components and Design Techniques for Digital Systems University of California Dept. of Electrical Engineering and Computer Sciences Midterm 3 Fall 2004 Last name: First name Student ID: Login:

More information

LAB 9 The Performance of MIPS

LAB 9 The Performance of MIPS Goals To Do LAB 9 The Performance of MIPS Learn how the performance of the processor is determined. Improve the processor performance by adding new instructions. Determine the speed of the processor in

More information

Read this before starting!

Read this before starting! Points missed: Student's Name: Total score: /100 points East Tennessee State University Department of Computer and Information Sciences CSCI 2150 (Tarnoff) Computer Organization TEST 1 for Spring Semester,

More information

Digital Fundamentals

Digital Fundamentals Digital Fundamentals Tenth Edition Floyd Chapter 1 Modified by Yuttapong Jiraraksopakun Floyd, Digital Fundamentals, 10 th 2008 Pearson Education ENE, KMUTT ed 2009 Analog Quantities Most natural quantities

More information

EGC221: Digital Logic Lab

EGC221: Digital Logic Lab EGC221: Digital Logic Lab Experiment #7 Arithmetic Logic Unit (ALU) Schematic Implementation Student s Name: Student s Name: Reg. no.: Reg. no.: Semester: Spring 2017 Date: 04 April 2017 Assessment: Assessment

More information

Lab 2 Implementing Combinational Logic in VHDL. Advanced Testbenches.

Lab 2 Implementing Combinational Logic in VHDL. Advanced Testbenches. Task 1 (30%) Lab 2 Implementing Combinational Logic in VHDL. Advanced Testbenches. Draw a block diagram of the combinational circuit described by the given below pseudocode. Inputs: A: 8-bit unsigned integer

More information

EXPERIMENT NO.1. A Microcontroller is a complete computer system built on a single chip.

EXPERIMENT NO.1. A Microcontroller is a complete computer system built on a single chip. EXPERIMENT NO.1 AIM: Study of 8051 Microcontroller TOOLS: 8051 kit THEORY: Salient Features of 8051 A Microcontroller is a complete computer system built on a single chip. It contains all components like

More information

Event driven programming

Event driven programming Event driven programming Francesco Vespignani February 5, 2009 Today Event driven programming Matlab Sounds Matlab GUI Execution Scripts are usually a set of instructions that have to be executed sequentially.

More information

ECE4703 B Term Laboratory Assignment 2 Floating Point Filters Using the TMS320C6713 DSK Project Code and Report Due at 3 pm 9-Nov-2017

ECE4703 B Term Laboratory Assignment 2 Floating Point Filters Using the TMS320C6713 DSK Project Code and Report Due at 3 pm 9-Nov-2017 ECE4703 B Term 2017 -- Laboratory Assignment 2 Floating Point Filters Using the TMS320C6713 DSK Project Code and Report Due at 3 pm 9-Nov-2017 The goals of this laboratory assignment are: to familiarize

More information

Lab 16: Tri-State Busses and Memory U.C. Davis Physics 116B Note: We may use a more modern RAM chip. Pinouts, etc. will be provided.

Lab 16: Tri-State Busses and Memory U.C. Davis Physics 116B Note: We may use a more modern RAM chip. Pinouts, etc. will be provided. Lab 16: Tri-State Busses and Memory U.C. Davis Physics 116B Note: We may use a more modern RAM chip. Pinouts, etc. will be provided. INTRODUCTION In this lab, you will build a fairly large circuit that

More information

FPGA Polyphase Filter Bank Study & Implementation

FPGA Polyphase Filter Bank Study & Implementation FPGA Polyphase Filter Bank Study & Implementation Raghu Rao Matthieu Tisserand Mike Severa Prof. John Villasenor Image Communications/. Electrical Engineering Dept. UCLA 1 Introduction This document describes

More information

Homework 6: Pose Tracking EE267 Virtual Reality 2018

Homework 6: Pose Tracking EE267 Virtual Reality 2018 Homework 6: Pose Tracking EE267 Virtual Reality 218 Due: 5/17/218, 11:59pm Instructions Students should use the Arduino environment and JavaScript for this assignment, building on top of the provided starter

More information

ECE4703 Laboratory Assignment 5

ECE4703 Laboratory Assignment 5 ECE4703 Laboratory Assignment 5 The goals of this laboratory assignment are: to develop an understanding of frame-based digital signal processing, to familiarize you with computationally efficient techniques

More information

Design Example: 4-bit Multiplier

Design Example: 4-bit Multiplier Design Example: 4-bit Multiplier Consider how we normally multiply numbers: 123 x 264 492 7380 24600 32472 Binary multiplication is similar. (Note that the product of two 4-bit numbers is potentially an

More information

ET 438B Sequential Control and Data Acquisition Laboratory 2 Programming Advanced Control Structures in LabVIEW

ET 438B Sequential Control and Data Acquisition Laboratory 2 Programming Advanced Control Structures in LabVIEW Laboratory Learning Objectives ET 438B Sequential Control and Data Acquisition Laboratory 2 Programming Advanced Control Structures in LabVIEW 1. Use the Palettes of the LabVIEW programming environment

More information

Midterm Exam ECE 448 Spring 2014 Monday, March 3 (15 points)

Midterm Exam ECE 448 Spring 2014 Monday, March 3 (15 points) ECE8 Midterm Midterm Exam ECE 8 Spring 2 Monday, March 3 (5 points) Instructions: Zip all your delierables into an archie .zip and submit it through lackboard no later than Monday, March 3,

More information

Field Programmable Gate Array

Field Programmable Gate Array Field Programmable Gate Array System Arch 27 (Fire Tom Wada) What is FPGA? System Arch 27 (Fire Tom Wada) 2 FPGA Programmable (= reconfigurable) Digital System Component Basic components Combinational

More information

Programmable D.C. Electronic Load

Programmable D.C. Electronic Load Programmable D.C. Electronic Load D35 PEL-2004 PEL-2002 FEATURES NEW NEW * Sequence Function to do High Speed Load Simulations * Flexible Configuration with Mainframes and Plug-in Modules * Multiple Independent

More information

ENGR 3410: MP #1 MIPS 32-bit Register File

ENGR 3410: MP #1 MIPS 32-bit Register File ENGR 3410: MP #1 MIPS 32-bit Register File Due: October 12, 2007, 5pm 1 Introduction The purpose of this machine problem is to create the first large component of our MIPS-style microprocessor the register

More information

Lab 4 LVS and Post layout Simulation

Lab 4 LVS and Post layout Simulation Lab 4 LVS and Post layout Simulation Objective: In this lab you will learn 1. How to check if your layout that you drew in lab 3 matches your schematic that you drew in lab 2. 2. How to do the post layout

More information

Laboratory Exercise #5

Laboratory Exercise #5 ECEN4002/5002 Spring 2003 Digital Signal Processing Laboratory Laboratory Exercise #5 Signal Synthesis Introduction Up to this point we have been developing and implementing signal processing algorithms:

More information

ECE 473 Computer Architecture and Organization Project: Design of a Five Stage Pipelined MIPS-like Processor Project Team TWO Objectives

ECE 473 Computer Architecture and Organization Project: Design of a Five Stage Pipelined MIPS-like Processor Project Team TWO Objectives ECE 473 Computer Architecture and Organization Project: Design of a Five Stage Pipelined MIPS-like Processor Due: December 8, 2011 Instructor: Dr. Yifeng Zhu Project Team This is a team project. All teams

More information

SPART. SPART Design. A Special Purpose Asynchronous Receiver/Transmitter. The objectives of this miniproject are to:

SPART. SPART Design. A Special Purpose Asynchronous Receiver/Transmitter. The objectives of this miniproject are to: SPART A Special Purpose Asynchronous Receiver/Transmitter Introduction In this miniproject you are to implement a Special Purpose Asynchronous Receiver/Transmitter (SPART). The SPART can be integrated

More information

2. You are required to enter a password of up to 100 characters. The characters must be lower ASCII, printing characters.

2. You are required to enter a password of up to 100 characters. The characters must be lower ASCII, printing characters. BLACK BOX SOFTWARE TESTING SPRING 2005 DOMAIN TESTING LAB PROJECT -- GRADING NOTES For all of the cases below, do the traditional equivalence class and boundary analysis. Draw one table and use a new line

More information

ECE 30 Introduction to Computer Engineering

ECE 30 Introduction to Computer Engineering ECE 30 Introduction to Computer Engineering Study Problems, Set #6 Spring 2015 1. With x = 1111 1111 1111 1111 1011 0011 0101 0011 2 and y = 0000 0000 0000 0000 0000 0010 1101 0111 2 representing two s

More information

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question. Exam Name MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question. Decide if the given number is a solution to the given equation. ) p + 3p - 2 = 62; 8 ) A)

More information

EE878 Special Topics in VLSI. Computer Arithmetic for Digital Signal Processing

EE878 Special Topics in VLSI. Computer Arithmetic for Digital Signal Processing EE878 Special Topics in VLSI Computer Arithmetic for Digital Signal Processing Part 4-B Floating-Point Arithmetic - II Spring 2017 Koren Part.4b.1 The IEEE Floating-Point Standard Four formats for floating-point

More information

ECE 545 Fall 2013 Final Exam

ECE 545 Fall 2013 Final Exam ECE 545 Fall 2013 Final Exam Problem 1 Develop an ASM chart for the circuit EXAM from your Midterm Exam, described below using its A. pseudocode B. table of input/output ports C. block diagram D. interface

More information

CSEE 4840 Embedded System Battle City. Tian Chu Huangfu Quan Yuan Liuxun Zhu Tianchen Li

CSEE 4840 Embedded System Battle City. Tian Chu Huangfu Quan Yuan Liuxun Zhu Tianchen Li CSEE 4840 Embedded System Battle City Tian Chu Huangfu Quan Yuan Liuxun Zhu Tianchen Li Overview Game play One player Three stages (more can be easily added) Two modes: easy (E) and crazy (C) Keyboard

More information

CS 100 Spring Lecture Notes 3/8/05 Review for Exam 2

CS 100 Spring Lecture Notes 3/8/05 Review for Exam 2 CS 100 Spring 2005 Lecture Notes 3/8/05 Review for Exam 2 The second exam is Thursday, March 10. It will cover topics from Homework 2 through Homework 4, including anything pertaining to binary representation.

More information

Lab 3 Sequential Logic for Synthesis. FPGA Design Flow.

Lab 3 Sequential Logic for Synthesis. FPGA Design Flow. Lab 3 Sequential Logic for Synthesis. FPGA Design Flow. Task 1 Part 1 Develop a VHDL description of a Debouncer specified below. The following diagram shows the interface of the Debouncer. The following

More information

Many ways to build logic out of MOSFETs

Many ways to build logic out of MOSFETs Many ways to build logic out of MOSFETs pass transistor logic (most similar to the first switch logic we saw) static CMOS logic (what we saw last time) dynamic CMOS logic Clock=0 precharges X through the

More information

8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization

8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization 8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization between two devices. So it is very useful chip. The

More information

How to use the IP generator from Xilinx to instantiate IP cores

How to use the IP generator from Xilinx to instantiate IP cores ÁÌ ¹ ÁÒØÖÓ ÙØ ÓÒ ØÓ ËØÖÙØÙÖ ÎÄËÁ Ò ÐÐ ¾¼½ µ ÓÙÖ ÔÖÓ Ø Úº½º¼º¼ 1 Introduction This document describes the course projects provided in EITF35 Introduction to Structured VLSI Design conducted at EIT, LTH.

More information

ECE 574: Modeling and Synthesis of Digital Systems using Verilog and VHDL. Fall 2017 Final Exam (6.00 to 8.30pm) Verilog SOLUTIONS

ECE 574: Modeling and Synthesis of Digital Systems using Verilog and VHDL. Fall 2017 Final Exam (6.00 to 8.30pm) Verilog SOLUTIONS ECE 574: Modeling and Synthesis of Digital Systems using Verilog and VHDL Fall 2017 Final Exam (6.00 to 8.30pm) Verilog SOLUTIONS Note: Closed book no notes or other material allowed apart from the one

More information

LAB 1 Machine Perception of Music Computer Science , Winter Quarter 2006

LAB 1 Machine Perception of Music Computer Science , Winter Quarter 2006 1.0 Lab overview and objectives This laboratory assignment will help you learn basic sound manipulation using MATLAB 7. Lab due time/date: 1pn, 1/11/2006 What to hand in: see Section 5 of this document

More information

CHAPTER 1 Numerical Representation

CHAPTER 1 Numerical Representation CHAPTER 1 Numerical Representation To process a signal digitally, it must be represented in a digital format. This point may seem obvious, but it turns out that there are a number of different ways to

More information

March 4th, SN101 v1.0

March 4th, SN101 v1.0 ÂØÒňΠSupplemental Notes JV-2080 Frequently Asked Questions March 4th, 1999 SN101 v1.0 The Roland JV-2080 Synthesizer Module builds on the power of the popular Super JV-1080 Synthesizer Module. This versatile

More information

VHDL for Synthesis. Course Description. Course Duration. Goals

VHDL for Synthesis. Course Description. Course Duration. Goals VHDL for Synthesis Course Description This course provides all necessary theoretical and practical know how to write an efficient synthesizable HDL code through VHDL standard language. The course goes

More information

Implement a C language function that computes the factorial of a number, recursively, according to the following prototype:

Implement a C language function that computes the factorial of a number, recursively, according to the following prototype: McGill University Department of Electrical and Computer Engineering ECSE-221 Introduction to Computer Engineering Assignment 5 Assembly and Datapaths Due Date: Monday, November 30 th 2009 at 11:59PM Question

More information

CSE 141L Computer Architecture Lab Fall Lecture 3

CSE 141L Computer Architecture Lab Fall Lecture 3 CSE 141L Computer Architecture Lab Fall 2005 Lecture 3 Pramod V. Argade November 1, 2005 Fall 2005 CSE 141L Course Schedule Lecture # Date Day Lecture Topic Lab Due 1 9/27 Tuesday No Class 2 10/4 Tuesday

More information

MAT 003 Brian Killough s Instructor Notes Saint Leo University

MAT 003 Brian Killough s Instructor Notes Saint Leo University MAT 003 Brian Killough s Instructor Notes Saint Leo University Success in online courses requires self-motivation and discipline. It is anticipated that students will read the textbook and complete sample

More information

Basic Von Neumann Designs

Basic Von Neumann Designs COMP 273 Assignment #2 Part One Due: Monday October 12, 2009 at 23:55 on Web CT Mini-Project Due: Monday November 9, 2009 at 23:55 on Web CT Basic Von Neumann Designs This assignment is divided into two

More information

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment Assignment 1. What is multiplexer? With logic circuit and function table explain the working of 4 to 1 line multiplexer. 2. Implement following Boolean function using 8: 1 multiplexer. F(A,B,C,D) = (2,3,5,7,8,9,12,13,14,15)

More information

HW D1: Gates & Flops: Spring 2015

HW D1: Gates & Flops: Spring 2015 HW D1: Gates & Flops: Spring 15 1 Contents HW D1: Gates & Flops: Spring 2015 1 Apply a Regulator (6 pts, total) 1 1.1 VariableRegulator(1 pt)......................... 1 1.2 Power Dissipation, efficiency(1

More information

Exercise 1 In this exercise you will review the DSSS modem design using the Quartus II software.

Exercise 1 In this exercise you will review the DSSS modem design using the Quartus II software. White Paper DSSS Modem Lab Background The direct sequence spread spectrum (DSSS) digital modem reference design is a hardware design that has been optimized for the Altera APEX DSP development board (starter

More information

Cambridge International General Certificate of Secondary Education 0478 Computer Science June 2015 Principal Examiner Report for Teachers

Cambridge International General Certificate of Secondary Education 0478 Computer Science June 2015 Principal Examiner Report for Teachers COMPUTER SCIENCE Paper 0478/11 Paper 1 Key Messages This is a new syllabus and the standard of candidates work was mostly very good. There is a continued move to provide questions where candidates have

More information

SPART. SPART Design. A Special Purpose Asynchronous Receiver/Transmitter. The objectives of this miniproject are to:

SPART. SPART Design. A Special Purpose Asynchronous Receiver/Transmitter. The objectives of this miniproject are to: SPART A Special Purpose Asynchronous Receiver/Transmitter Introduction In this miniproject you are to implement a Special Purpose Asynchronous Receiver/Transmitter (SPART). The SPART can be integrated

More information

First Name: Last Name: PID: CSE 140L Exam. Prof. Tajana Simunic Rosing. Winter 2010

First Name: Last Name: PID: CSE 140L Exam. Prof. Tajana Simunic Rosing. Winter 2010 CSE 140L Exam Prof. Tajana Simunic Rosing Winter 2010 Do not start the exam until you are told to. Turn off any cell phones or pagers. Write your name and PID at the top of every page. Do not separate

More information

MIDTERM EXAM March 28, 2018

MIDTERM EXAM March 28, 2018 The UNIVERSITY of NORTH CAROLINA at CHAPEL HILL Comp 541 Digital Logic and Computer Design Spring 2018 MIDTERM EXAM March 28, 2018 Pledge: I have neither given nor received unauthorized aid on this exam,

More information

CMPSCI 145 MIDTERM #1 Solution Key. SPRING 2017 March 3, 2017 Professor William T. Verts

CMPSCI 145 MIDTERM #1 Solution Key. SPRING 2017 March 3, 2017 Professor William T. Verts CMPSCI 145 MIDTERM #1 Solution Key NAME SPRING 2017 March 3, 2017 PROBLEM SCORE POINTS 1 10 2 10 3 15 4 15 5 20 6 12 7 8 8 10 TOTAL 100 10 Points Examine the following diagram of two systems, one involving

More information

Optimization Problems and Wrap-Up. CS 221 Lecture 14 Tue 6 December 2011

Optimization Problems and Wrap-Up. CS 221 Lecture 14 Tue 6 December 2011 Optimization Problems and Wrap-Up CS 221 Lecture 14 Tue 6 December 2011 Agenda 1. Announcements 2. Solving Optimization Problems in Excel and MATLAB (Text Chapter 10) 3. Other nifty functions in (standard)

More information

ENGR 3410: MP #1 MIPS 32-bit Register File

ENGR 3410: MP #1 MIPS 32-bit Register File ENGR 3410: MP #1 MIPS 32-bit Register File Due: Before class, September 23rd, 2008 1 Introduction The purpose of this machine problem is to create the first large component of our MIPS-style microprocessor

More information

Integer Multiplication and Division

Integer Multiplication and Division Integer Multiplication and Division for ENCM 369: Computer Organization Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary Winter Term, 208 Integer

More information

Programming Assignment 1

Programming Assignment 1 CMSC 417 Computer Networks Spring 2017 Programming Assignment 1 Assigned: February 3 Due: February 10, 11:59:59 PM. 1 Description In this assignment, you will write a UDP client and server to run a simplified

More information

VHDL Essentials Simulation & Synthesis

VHDL Essentials Simulation & Synthesis VHDL Essentials Simulation & Synthesis Course Description This course provides all necessary theoretical and practical know-how to design programmable logic devices using VHDL standard language. The course

More information

ECE 202 LAB 3 ADVANCED MATLAB

ECE 202 LAB 3 ADVANCED MATLAB Version 1.2 1 of 13 BEFORE YOU BEGIN PREREQUISITE LABS ECE 201 Labs EXPECTED KNOWLEDGE ECE 202 LAB 3 ADVANCED MATLAB Understanding of the Laplace transform and transfer functions EQUIPMENT Intel PC with

More information

Lab Assignment 2. Implementing Combinational and Sequential Logic in VHDL

Lab Assignment 2. Implementing Combinational and Sequential Logic in VHDL Lab Assignment 2 Implementing Combinational and Sequential Logic in VHDL Task 1 Draw a detailed block diagram of the ALU (Arithmetic Logic Unit), specified using Fig. 1 and Tables 1 and 2. Then develop

More information