Forms of Information Representation in Digital Computers.

Size: px
Start display at page:

Download "Forms of Information Representation in Digital Computers."

Transcription

1 Chapter Forms of Iformatio Represetatio i Digital Computers.. Geeral Cosideratios There are distiguished the followig two fudametal modes of iformatio represetatio: (.) a) iteral; b) exteral; Iteral represetatios refers to the methods ad meas of represetatio of iformatio i iteral devices of the (.) digital computer: gates, bistables, registers, memory, etc. Exteral represetatio refers to the methods ad meas of represetatio i peripheral ad teral uits (usually (.3) magetic / optical media). I what follows it is preseted extesively the iteral represetatio based o use of the biary digits (bits). The followig cocepts are related to a sequece of bits Byte: a group of 8 bits (.4) b b. b 7 or b 7 b 6. b Word: a group 4 Bytes Byte Byte Byte 3 Byte Byte Byte Byte 3 Byte 4 Double Word: a group of 8 Bytes Byte Byte 8 or (.6) Half Word: a group of Bytes or (.7) Byte Byte or (.5) Byte Byte 8 Byte Byte - -

2 With regard to the iteral represetatio the followig two ids are idetified: a) atural represetatio correspodig to fixed poit represetatio, desigated FXP b) ormal represetatio correspodig to floatig poit represetatio, desigated FLP (.8) sig bit bs b magitude bits b... m b. Fixed-Poit Represetatio of umbers.. Itroductory cocepts Fixed-Poit represetatio of assumes that i all umber represetatios a fixed positio of the biary (..) poit is adopted. I case of the extreme positios of the biary poit there are defied: ) Iteger umbers biary poit positioed at the right. (..) b m m ) Fractioal umbers biary poit positioed at the left. (..3) b b... b b... ( m) b b m For fractioal the biary poit has a double role: ) to separate the iteger part from the fractioal part (..3) ) to separate the sig bit from the magitude b.. Aalysis of the represetatio rages for positive fractioal Assug that the module of is: b i m i m bits The positive fractioal are represeted as follows: m b b... b m sig bit m differet combiatios m Hece, positive ca be defied i the cosidered format (, m) Extreme values: (..) (..) (..3) m m... (..4) m m... (..5) Hece, the rage of positive fractioal is: m m [,( )] (..6) -3-4

3 .3. Aalysis of the represetatio rages for egative fractioal The aalysis is doe for the three codes used for egative umber represetatio : sig-magitude, two s (.3.) complemet code, oe s complemet code. A. Sig-Magitude Code Assug that the module of is: (.3.) b i m i The egative fractioal umber is represeted as follows: Two represetatios for : Positive zero m... egative zero m... Overflow (OVF) (.3.8) m b b... b m sig bit m differet combiatios m Hece, egative ca be defied i the cosidered format (, m) (.3.3) (.3.4) The overflow coditio arises wheever a attempt of m represetig a umber whose module is greater tha occurs. m Coditio: > (.3.9) OVF m positive if > OVF - m egative if < ( ) OVF sigularity case (.3.) The extreme values: m m... (.3.5) m m... ( ) (.3.6) Hece, the rage of egative is: m m [, ( )] (.3.7) Uderflow (UF) The uderflow coditio arises wheever a attempt of m represetig a umber whose module is less tha occurs. m Coditio : < (.3.) UF positive if UF - egative if < > m m UF may ot be treated as error (.3.) -5-6

4 Represetatio o the real axis : OVF Positive Overflow ( m )... B. Two s Complemet Code The discussio is restricted to the first variat (.3.4) Geeral form for - : m b b... b m positive regio Distace -m sig bit magitude (.3.5) UF Positive Uderflow UF - egative Uderflow m (.3.3) where: i i m b i bi m m The extreme values: (two s complemet represetatio) m... m (.3.6) m... sig bit magitude egative regio m m... ( ) m ( )... OVF - egative Overflow sig bit magitude (.3.7) Hece m m [, ( )] (.3.8) -7-8

5 A sigle represetatio for : m... sig bit magitude (.3.9) The dirty, correspodig to us, that is..., is used by covetio for represetatio (.3.) m of the particular value Represetatio o real axis: positive regio OVF Positive Overflow m... ( ) Distace -m... m UF Positive Uderflow UF - egative Uderflow... clea zero... m (.3.) egative regio m... ( )... (by covetio) OVF - egative Overflow -9 -

6 C. Oe s Complemet Code The discussio is restricted to the first variat (.3.) Geeral form for - : m b b... b m sig bit magitude (.3.3) Represetatio o real axis : positive regio OVF Positive Overflow... ( Distace -m m ) where bi bi The extreme values: m... sig bit magitude m... sig bit magitude m ( m (.3.4) ) (.3.5) Positive Uderflow UF egative regio zero egative Uderflow UF -... m m (.3.8) m m Hece, [, ( )] Two represetatios for : m... (.3.6) m... (.3.7)... ( m OVF - egative Overflow ) sig bit magitude - -

7 3. Floatig poit represetatio of 3.. Geeral cosideratios FXP otatios are coveiet for represetig small with bouded orders of magitude (.) For istace, if ~ ± 3 bits, the ± ( 3 ) -3 This rage is iadequate for egieerig ad scietific applicatios (.) FLP uses a two part represetatio: FLP ( m, e) (.3) where m is the matissa ad e is the expoet of FLP represetatio. Ay umber ca be represeted i the followig form e m r (.4) where: eexpoet (iteger) mmatissa (fractio) m, e are siged fixed poit (.5) rradix (self-implied ) Example: r (.6) m.95 e For the particular case r e m (.7) Example:. (.8) m. e Mai advatages of FLP otatio - drastic elargig of the rage of represetatio (.9) - costat relative error of represetatio Mai drawbacs of FLP otatio - cost of implemetatio (.) - arithmetic algorithms more complex 3.. FLP formats ormalized FLP represetatio m, r m < r for r m, m < the most sigificat bit of the matissa is always. -4 (.) (.) Example: (.3). 3

8 ormalized matissa:. Expoet: -3 represeted as iteger FXP Both matissa ad expoet are represeted i FXP (.3) otatio. U-ormalized FLP represetatio m < r (.4) for r: m < (.5) The most sigificat bits of the matissa are zero Example:.., where m. ad e - (.6)., where m. ad e - I computer desig it is preferred ormalized FLP otatio. where the most sigificat positio of the (.7) matissa cotais a o-zero digit, which is uique for the umber. ormalizig operatio cosists i shiftig the matissa ad adjustig the expoet util ormalizatio coditio (.8) is derived. Rules for ormalizatio operatio: a) for oe left shift of matissa decremet the expoet (.9) b) for oe right shift of matissa icremet the expoet -5 Example : Give the u-ormalized FLP biary umber 4. (.) After ormalizig operatio. (.) Thus, m., e Example : Give the u-ormalized FLP biary umber. (.) After ormalizig operatio:. (.3) Thus, m., e Geeral format of FLP otatio α a a m m s ms sig sig expoet matissa exp oet -6 matissa (.4) where: α s sig bit of the expoet m s sig bit of the matissa (.5) umber of bits for expoet represetatio umber of bits for matissa represetatio a i bit of the expoet m i bit of the matissa The expoet is either ubiased or biased; the biased expoet assumes that always the expoet is positive, (.6) ot requirig the sig bit α s

9 Biased expoet: C E T, such that C where r T, the biasig costat (.7) for r, T Modified format of FLP otatio Example : r 4 4 T 8 Biased expoet i the rage: [, 5 ] C C 5 (.) ms c c m sig of bit matissa biased expoet m matissa (.8) sice T 8 it results that: C E 8 C E 8 E C C E 8 E C Example : r T 5 Biased expoet i the rage: [, 99 ] C C 99 (.9) sice T 5 it results that: C E 5 C E E C C 5 E 5 E C Thus, the actual rage of expoet is E [ 5, 49] Thus, the actual rage of expoet is E [ 8, 7] 3.3. Represetatio rages for biary FLP Stadard FLP format α s sig bit of expoet ms a a m m sig bit of matissa expoet E -8 matissa m (3.) ormalized FLP case: m < (3.) m (3.3)

10 m (3.4) E (3.5) E (3.6) E ( ) (3.7) E ( ) (3.8) Hece, E m ( ) (3.9) E ( ) m (3.) E m ( ) (3.) E m ( ) U-ormalized FLP case: It is cosidered the limit case for matissa, where: m u The other coditios remai uchaged: m E u ( ) (3.) (3.4) E ( ) The: ( ) (3.5) u ( ) (3.6) u ( ) ( ) (3.7) u ( ) ( ) (3.8) u (3.3) Observatios: By comparig the above values the followig obvious relatios are observed: (3.9) < u > u u u, or (3.) u < (3.) (3.) FLP overflow (OVF): Ay attempt to represet a umber that is greater the the greatest represetable umber is called overflow Geeral coditios: (3.3) > ( ) Positive overflow ( OVF ) > ( ) (3.4) egative overflow ( OVF ) < (3.5) ( ) FLP uderflow (UF) Ay attempt to represet a umber that is smaller the the smallest represetable umber is called uderflow (3.6) Geeral coditios: ormalized: ( ) < (3.7) u-ormalized: ( ) < Positive uderflow ( UF ) Coditios: ormalized: ( ) < (3.8) -9 -

11 u-ormalized: ( ) < (3.9) egative uderflow ( UF ) Coditios: ormalized: ( ) > (3.3) u-ormalized: ( ) > (3.3) Zero represetatio: a) U-ormalized b) ormalized (3.3) Represetatio of rages for FLP o real axis: a) ormalized OVF ( ) d e FLP distace: Assug that matissa is o bits, there are represeted two cosecutive ad, for the expoet e: e m (3.33) e ( m ) The, the distace is give by the differece: e e e d m m FLP ( ) ( ) UF UF ( ) (3.34) Thus, the distace is ot costat as i case of FXP represetatio, because it depeds o the curret value (3.34) of e. The greater is e, the greater is d ad vice-versa. OVF ( ) - -

12 b) U-ormalized OVF u ( ) d e α s sig bit of expoet ms a a m m sig bit of matissa expoet matissa (4.) umber of differet expoets: biary digits, hece E, values (4.) [ ( )] [,( )] [ ( ) ], E values E values Total: (twicely tae ) (4.3) ( ) u u UF UF ( ) u u (3.35) umber of differet matissas: o biary digits o for the case of ormalized FLP (4.4) m, values matissa m - m - [ ( )] m - m (4.5) u OVF ( ) 3.4. Total umber of expressible Stadard FLP format -3 m ( ) o rages for positive ad egative matissas: m, values (4.6) [ ] [ ( ), ] m values Total: (4.7) Coclusio: total umber of expressible FLP is (4.8) ( ) -4

13 3.5. FLP represetatio ad Real umber System The FLP ca be used to model the real umber system of mathematics, although there are importat differeces The fiite ature of the umber represetatio, which is uavoidable (5.) If a umber caot be expressed i the umber represetatio set beig used the it will be used the earest ode that ca be expressed; this operatio is ow as ROUDIG operatio Highlightig the regios: I OVF II d e The followig differeces are metioed: ) Expressible appear oly i regios II, (5.3) IV, VI of real axis ) Distace betwee two cosecutive odes e d FLP Thereby d is ot costat throughout regios II (5.4) ad VI Real umbers are forg Cotiuum, that is x y x, y Z (5.5) 3) Eve i regios II,IV,VI there exists a fiite umber of odes, thereby the DESITY is fiite (5.6) Cotrol over regios II ad VI is give by the followig rules: ) By icreasig the umber of bits at expoet it results the extesio of regios II ad VI ad, (5.7) cosequetly, the rage of represetatio is elarged ) By icreasig the umber of bits at matissa it results a icrease of the umber of odes i regios II ad (5.8) VI, improvig the accuracy of represetatio. III IV V UF UF (5.) Coclusio: to comply to the eeded accuracy it will be adopted oe of differet formats of FLP represetatio: Simple, Double, Exteded Precisio (5.9) (,,EP) Example of FLP represetatio VI Give the decimal iteger 433 Assumed FLP format: 76 (6.) Biased expoet VII OVF -5-6

14 C E 64 Solutio: Coversio ito radix represetatio 433 (6.) ) ormalized represetatio Fractioal otatio of : 9. Biased expoet E 9 C (6.3) Required represetatio:. sig Biased matissa expoet Verificatio: ( ) ( ) ) U-ormalized represetatio Fractioal otatio of : Biased expoet 6 (6.4) E 6 C (6.5) Required represetatio: sig. Biased expoet Verificatio: matissa 9 6 ( ) ( ) Power of radix FLP represetatios (6.6) ecessity of zoes II ad VI extesio Simple mathematical coectio betwee radix ad (7.) radices power of two (4,8,6) represetatios. Geeral otatios: e R m R R (7.) e ( ) R m Particular otatios: ) For R 4 4 m 4 if ormalized: (7.3) m 4 4 < ) For 3 R 3 8

15 8 m 8 if ormalized: (7.4) m 8 8 < 3) For 4 R m 6 if ormalized: (7.5) m 6 6 < Geeral rules: ) m R is writte with ad, but iterpreted i radix R (7.6) ) thus m 6 is writte with ad, but iterpreted i radix 6; a group of four cosecutive bits associated (7.7) to a hexadigit 3) Expoet e is a biary iteger, but <<< 6! (7.8) Hece, the rage of expressible is sigificatly exteded. Advatages: ) a powerful mechaism of extesio the rages of represetatio ) reductio of the probability of geeratio (7.9) u-ormalized represetatios 3) reductio of ormalizig procedure duratio Example: Radix R 6 (7.) Format (,,, ) -9 α s sig bit of expoet m s sig bit of matissa a a m m expoet where ( α, m, a, m ) {,} m 6 The m s m mm3 m4 h s i h j matissa iterpreted i R6 m5 m6 m7 m8 m 3m m m (7.) h h h 6 4 ormalizatio coditio: h - correspods to the followig cases: (7.) 5 cases 3.8. Example of FLP represetatio i radix 6 Give the decimal iteger: 43 It is required FLP represetatio i radix 6 4 R 6 assumed FLP format: 7 6 (8.) Biased expoet C E 64 Solutios: ) Coversio of ito radix ad radix 6: 43 B (8.) 6-3 h 4 (7.)

16 ) Fractioal represetatios for ormalized FLP represetatio:. (8.3) ) Expoet: E 3, C (8.4) 9) Verificatio: 6964 ( B 6 ) ( 6 6 ) (8.) 4) FLP represetatio sig biased h h h 3 h 4 bit expoet ) Verificatio: ( B 4 ) ( 6 6 ) (8.5) (8.6) 6) Fractioal represetatio for u-ormalized FLP represetatio:. (8.7) ) Expoet: E 5, C (8.8) 8) FLP represetatio sig biased h h h 3 h 4 bit expoet (8.9) 3.9. Comparative aalysis of represetatio errors Maximum absolute error: ) Defiitio d i s t a ce Δ (9.) ) FXP case: FXP Δ 3) FLP case: Δ Relative error: ) Defiitio e FLP e Δ -3 (9.) (9.3) δ (9.4) A ) FXP case: FXP δ (9.5) A FXP δ (9.6) A FXP δ (9.7) A

17 3) Coclusio: a strog depedecy o the value of the umber, thereby the relative error i FXP case is ot (9.8) costat over the rage of represetatio. 4) FLP case: FLP e FLP Δ δ e A m m (9.9) FXP δ m (9.) FXP δ m (9.) 4) Coclusio: the relative error i ormalized FLP case is costat over the etire rage of (9.) represetatio. Graphical represetatio: δ 3.. Examples of FLP represetatios i differet computer families Felix C family Oly ormalized FLP ( m < ) Simple precisio ad Double precisio Biary ad hexa iterpretatios Simple precisio () requires 4 Bytes (3 bits): : Byte Byte Byte 3 Byte 4 3 bits (.) (9.3) FXP FLP format: 7 4 S C m (.) FLP where: S sig bit C biased expoet m matissa satisfyig the coditio: A Commets o δ (how to improve the FXP relative errors i case of small scalig factors). (9.4) m <

18 Double precisio () requires 8 Bytes (64 bits): : Byte Byte8 64 format: (.3) 7 56 S C m where: S sig bit C biased expoet m matissa satisfyig the coditio: m < Rages for matissa: For : matissa represeted o 4 bits, where m - is obligatory Thus, X X m m X X m m For : matissa represeted o 56 bits, where m - is obligatory Thus, (.6) (.7) For both cases the biased expoet C o 7 bits is represeted i excess 64: CE64 Rages for C ad E: C [,7] E C64 E C E C Thus, E [ 64,63] (.4) (.5) The rages of represetable : : ( ) ( ) (.8)

19 : ( ) ( ) (.9) Represetatio o the real axis: : OVF ( ) Example: Fractioal otatio of 9. Biased expoet E 9 C I represetatio matissa cosists of 4 bits Required FLP represetatio: sig Biased expoet matissa (.) Positive represetable UF UF egative represetable d 4 e (.) OVF ( )

20 : Positive represetable OVF ( ) d e Coclusio: the rages are quite idetical, but the umber of represetable is much greater i case ( d < d) Geeral represetatio i base 6: e 4 e 6 m ( ) m For ormalised case: m < 6 Matissa is iterpreted i base 6, as follows: For : (.3) (.4) UF (.5) UF (.) h h h The extreme values are: m 6 6 m 6 h h h (.6) egative represetable ( ) OVF For : h - h h (.7) The extreme values are: m 6 4 m 6 (.8) -39-4

21 Biased expoet remais the same: E [ 64, 63] Rages of represetatio: : 6 ( 6 ) ( 6 ) 6 (.9) (.) Represetatio o the real axis: : Positive represetable OVF 6 ( 6 ) 6 d 6 e : ( 6 ) ( 6 ) (.) UF (.) UF egative represetable OVF 6 ( 6 )

22 : Positive represetable OVF 6 ( 6 ) 6 d e Coclusios: ) the umber of expressible is idetical with that correspodig to iterpretatio i base, but the rages were expaded, havig i view that : e e 6 >> ) the accuracy is diished sice the distace betwee odes is greater : : d e4 e6 4e4 6 6 d d >> (.4) (.5) (.6) UF (.3) : d e56 e4 4e d d >> (.7) UF egative represetable 6 ( 6 ) OVF

23 3... P- Family Oly ormalized FLP ( m < ) Simple precisio ad Double precisio represetatios (.) Double precisio ( ) represetatio o 8 Bytes (64 bits): : Byte Byte8 Oly biary iterpretatio Simple precisio ( ) represetatio o 4 Bytes (3 bits): Byte Byte Byte 3 Byte 4 64 format: S (.3.) format: S sig bit biased expoet matissa (..) sig bit biased expoet For both cases the biased expoet C o 8 bits is represeted i excess 8 : C E 8 Rages for C ad E : C,55 [ ] E C 8 E E C C matissa (.4) (.5) Thus, E [8,7] Rages for matissa : For case matissa is represeted o 3 bits: - -3 matissa (.6)

24 But, because oly ormalized matissas are allowed, the first bit, m -, is always, so that it could be sipped, beig assumed. The, with 3 bits there are represeted matissas o 4 bits m assumed 3 (.7) (.8) m assumed 55 (.) m m assumed - 3 (.9) m m assumed 55 m 56 (.3) m 4 The rages of represetable : For case matissa is represeted o 55 bits: matissa 55 Similarly, the most sigificat bit is always,so that it is ot represeted aymore, beig assumed. Therefore, with 55 bits there are represeted matissas o 56 bits. (.) (.) : : ( ) ( ) ( ) ( ) (.4) (.5)

25 Represetatio o the real axis : : Positive represetable UF UF egative represetable OVF ( ) OVF d e ( ) (.6) : Positive represetable UF UF egative represetable OVF OVF 7 56 ( ) d 56 e ( ) (.7) -49-5

26 3.. IEEE Floatig Poit Stadard Short History Util about 98 each computer maufacturer had its ow FLP format.some of them did arithmetic operatios icorrectly ad there was o data portability. IEEE set up a committee to stadardize FLP arithmetic. Two mai advatages by stadardizatio: a) data ca be exchaged betwee differet computers b) hardware desigers have a uique set of specificatios whe desigig CPUs I 985 it was adopted IEEE stadard 754 for FLP represetatios. All big compaies producig microprocessors complied to this stadard ( Itel, Motorola, MIPS, ARC etc ) The stadard ecompasses the advaced experiece of may well-ow CPU/micro maufacturers. The stadard was developed to facilitate the portability of programs from oe processor to aother processor. 3.. Basic FLP Formats Three FLP formats : ) Sigle Precisio ( ) o 3 bits. ) Double Precisio ( ) o 64 bits. 3) Exteded Precisio ( EP ) o 8 bits. Exteded precisio is used primarily iside FLP ALUs. Its role is to reduce errors i case of the roudig operatios. Also, EP lesses the chace of a itermediate overflow to abort computatios. This format is ot available to the users. EP icludes additioal bits both at expoet ad matissa fields. EP used strictly for itermediate calculatios, because this format lesses the chace of a fial result to be cotaated by excessive roud off error. Sice EP is of iterest oly for desigers of CPUs, i what follows, it will ot be discussed. The focus of presetatio will be the Sigle Precisio () -5 (..) (..) (..) ad Double Precisio () formats. Sigle precisio format : S Biased Expoet Matissa 8 3 format is o 3 bits with a 8 bit segmet for the biased expoet. Double precisio format : S Biased Expoet Matissa format is o 64 bits with a bit segmet for the biased expoet. S sig bit of the represeted umber S for > S for < (..5) Biased expoets are differet for ad : ) I expoet uses excess 7 represetatio (..6) C E 7 ) I expoet uses excess 3 represetatio (..7) C E (..3) (..4)

27 Rage of expoets : ) I : C E 7 E C 7 (..8) C [,55], the rage for 8 bit The extreme values for C : C (..9) C 55 The extreme values for E E C (..) E C E 7, 8 Thus, [ ] ) I : C E 3 E C 3 (..) [,47] C, the rage of bit The extreme values for C : C C 47 The extreme values for E : E C E C Thus, E [ 3, 4] Matissa is always iterpreted i base ( ever a power of base) Oe of the traditioal problems with FLP is how to deal with UF,OVF or uiitialized. IEEE 754 stadard deals with these problems explicitly by addig to the traditioal ormalized other four umerical types -53 (..) (..3) (..4) (..5) Therefore the followig umerical types were desiged: a) ormalized b) Deormalized c) Zero d) Ifiity e) ot a umber ( a ) 3..3 ormalized umbers -54 (..6) The extreme values of the biased expoet are ot allowed for ormalized, beig assiged to other FLP represetatios. Therefore, the allowed biased expoet values, desigated C, are i the rages: C C (.3.) (,55) C C C (,47) C Accordig to defiitio, a ormalized umber fractio begis with a biary poit, followed by a, ad the rest of the fractio. As i case of P- computers, the leadig i the (.3.) fractio does ot have to be stored, its presece is assumed Stadard IEEE 754 uses the priciple of a implicit.

28 Sigificad is a cocept used istead of the words fractio or matissa; it is desigated S ad it is composed of: a)the implied leadig, but placed i the iteger positio. (.3.3) b)the biary poit c)3 () or 5 () arbitrary bits represetig the matissa (fractio) S. xx... x i (.3.4) 3 S. xx... x i (.3.5) 5 Coclusio: all ormalized have a sigificad S i the rage (.3.6) S < Detailed calculatio of the rage of sigificads ) for : S... (.3.7) ( ) S (.3.8) Hece, S (.3.9) S < (.3.) Rages of ormalized umber represetatios: ) for : C (,55), or < C <55, or C 54 (.3.5) E (-7,8), or -7< E <8, or -6 E 7 S S The, -3 - (- ) (- ) Represetatio o the real axis: 8 (.3.6) (.3.7) (.3.8) ) for : S... (.3.) ( ) 5 5 Hece, S (.3.) S (.3.3) 6 6 (.3.9) S < (.3.4)

29 ) for : C (,47), or < C < 47, or C 46 (.3.) E (-3,4), or -3 < E < 4,or - E 3 (.3.) S S The, 5 (- ) (- ) - Represetatio o the real axis: 4 (.3.) (.3.3) Examples of ormalized umber represetatios. Example r. : It is give a decimal fractio.5 ad it is required its FLP represetatio.. - (.) E - C E7-76 C S... 3 > Sig FLP represetatio: 3 bits (.4.) 3 F (.3.4) Thus,.5 3Fh

30 Example r. : Example r.3 : It is give the decimal iteger ad it is required its FLP represetatio. It is give the decimal umber.5 ad it is required its FLP represetatio. (.) E C E777 C S... 3 > Sig. (.) E C E777 C S... 3 > Sig FLP represetatio: 3 bits (.4.) FLP represetatio: 3 bits (.4.3) F 8 3 F C Thus, 3F8h Thus,.5 3FCh Deormalized I geeral case of FLP represetatios there were defied - - the extreme regios OVF, UF. (.5.) -59-6

31 Deormalized were itroduced to solve the case - of UF, that is whe the result of a calculatio has a magitude smaller the the smallest ormalized FLP umber that ca be represeted: UF : <, < UF : >, > - Previously, such cases were solved either by taig the result ad cotiuig calculatios, or causig a FLP uderflow trap. Sice either of these is satisfactory, IEEE Stadard 754 D iveted deormalized ( ) (.5.) (.5.3) (.5.4) Rages of deormalized : ) for : ( ) D D D D ( ) D D D D 3 5 ) for : ( ) ( ) (.5.8) (.5.9) Rules of represetatio: D a) has the biased expoet, D D D C E 7, E 3 b) Sigificad is replaced by the traditioal matissa (fractio) of 3 or 5 bits, so that the implied iteger vaishes. 3 m.... m The rages of matissas: ) for : m m < m < ) for : m - (.5.5) (.5.6) (.5.7) Represetatio o the real axis: ) for : Positive deormalized 5 egative deormalized 5 D D 7 D 5 D 5 7 ( ( 3 ) 3 ) (.5.) -6-6

32 ) for : Positive deormalized 75 egative deormalize d 75 D D 3 D 75 D 75 3 ( 5 ( ) 5 ) (.5.) Distace D ( 7 7 ) 5 ( 5 5 Distace i deormalized regio: D 7 m d D 7 D -7-5 ) for : ( m m D ) ( m 7 3 m 3 ) ) 7 m (.5.3) (.5.4) Cotact regio betwee ormalized ad Deormalized : ) for : Positive ormalized Positive deormalized D D 6 D -63 d 7 5 ( 3 ) (.5.) Positive ormalized D S Positive deormalized Distace D ( 3 ( ) 75 D d 5 75 ) 3 75 ( 5 ) (.5.5) (.5.6)

33 Distace i deormalized regio: D 3 m D 3 5 ( m ) D D ( m ) m d m m (.5.7) b) egative zero: ) for ) for (.6.3) (.6.4) Represetatio of umber There are defied two zeroes: ad -. The cofiguratios: a) Positive zero: 8 3 ) for.. (.6.) 3 Rules of represetatio of ± : C m Sig - Sig (.6.5) ) for (.6.)

34 3..7. Represetatio of ifiity The cofiguratios: It was defied a positive overflow OVF whe > (.7.) It was defied a egative overflow OVF - whe < ) : I geeral, emergece of OVF or OVF - costitutes a sigularity, which is sigalled by geeratig a error sigal. (.7.) I IEEE FLP stadard it was adopted a more flexible solutio: OVF is defied as OVF - is defied as (.7.3) (.7.6) O ± there are defied valid operatios: 5 ( ) 5 ( ) 5 ( ) ( ) (.7.4) 5 ( ) ( ) ( ) ( ) 5: ( ± ) ) : (.7.7) Rules for represetatio of ± : Biased Expoet C Matissa field (which is ot allowed for ormalized ) (.7.5) Sig Sig

35 3..8. ot a umber (a) represetatio. a represets situatios whe results of arithmetic operatios are ot defied. (.8.) a is a symbolic etity ecoded i FLP format of which there are two types: (.8.) a) sigallig b) quiet The sigallig a shows a ivalid operatio exceptio, wheever it appears as operad. (.8.3) The quiet a propagates through almost ay arithmetic operatios without sigalig a exceptio. (.8.4) Table with quite a: Operatio Example ( ) ( ) ( ) ( ) Additio/Subtractio ( ) ( ) ( ) ( ) Multiplicatio ( ± ) Divisio, Square Root x, where x < Thus, a ca be used i FLP format as a operad with predictable results. (.8.6) Rules for represetatio of a i IEEE 754 stadard: Biased Expoet: C Matissa: ay o zero bit patter (.8.5) (.8.7) Cofiguratio ±.. Ay o zero patter 8/ 3/5 3/64 Observatio: the matissa value ca be used to distiguish betwee a quiet a ad a sigalig a; also it ca specify particular exceptio coditios Recapitulatio of all IEEE FLP stadard umerical types ) ormalized : ± <EXP<Max Ay patter ) Deormalized : ± Ay ozero patter 3) Zero: ± 4) Ifiity: ± Max 5) ot a umber (a) ± Max Ay ozero patter 8/ 3/5 3/64 (.8.8) (.8.9) (.9.) -69-7

36 3.. IEEE FLP stadard represetatio o real axis A) Simple Precisio (): ) egative : 8 3 ) Positive : Positive ormalized ( ) egative deormalized D ) D ( ) egative ormalized Positive deormalized D ( ) ( ) D (..)

37 B) Double Precisio (): ) Positive umbers: Positive ormalized ( ) ) Positive deormalized D ( ) D (..3) (..4)

38 3.4 Represetatio of alphaumeric iformatio 3.4. Itroductio So far, oly represetatio of was (4..) cosidered The iformatio maipulated i a digital computer is wider tha umerical values: alphabetic characters (A,B,,Z), arithmetic operatio symbols (,,, ), (4..) puctuatio symbols (, ;.! ), memoics for differet commads ( DEL, ESC, ACK etc) a.s.o. Thus, a exteded code is required to ecompass all these characters forg the alphaumeric character (4..3) set of a digital computer, ow also as the ALPHABET of a digital computer. Ayhow these alphaumeric characters are biary ecoded iside a digital computer (4..4) Such a alphabet must comprise biary codes o bits for represetatio of decimal digits, 6 letters of the usual alphabet ( upper case ad lower case letters), (4..5) the puctuatio symbols, arithmetic operatio symbols, special character symbols, etc. If differet systems of codig are used the it must be provided a complex codig/decodig process whe (4..6) two digital computers must commuicate. Typically, such a alphaumeric set would cotai over characters. (4..7) The ey problem is how to stadardize represetatio Coditios for the Alphaumeric Character Code. The legth of the code must esure represetatio of the etire set of characters, symbols, commads. With bits there are ecoded characters; vice versa, if cosiderig characters, the the biary ecodig would require >[log ] bits. -75 (4..) I the begiig era, for such purposes, it was used Baudot code cotaiig oly 5 bits, which is completely isufficiet owadays ( 5 3 characters); this code was specific for older typewriters, allowig pritig oly uppercase letters. At preset there were adopted 8 bit alphaumeric codes, esurig represetatio of up to 56 characters.. Coveiet correlatio to the dimesio of the Addressable Iformatio Uit ( AIU). Dimesio of AIU ad memory orgaizatio. Ideally, a alphaumeric code would occupy a locatio i the mai memory, therefore dimesio of the code would comply to the dimesio of AIU. At preset, a 8 bit combiatio represets a byte, which is UIA or a divisio of UIA. Therefore, a recommeded legth for the alphaumeric code for most computers is 8. If shorter, the a iefficiet mode of memory utilizatio occurs, by wastig memory cells. 3. Coveiet correlatio to the decimal represetatio. The BCD codes are usually o 4 bits Ideally, it would be to select a 8 bit alphaumeric code to ecompass two BCD combiatios. Hece, i a memory locatio with 8 bits there ca be placed a AIU, a alphaumeric character or exactly two BCD combiatios (two decimal digits). 4. Icorporatig some umerical facilities to esure realizatio of some specific alphaumeric operatios through existig umeric operatios. -76 (4..) (4..3) (4..4) (4..5) (4..6) (4..7) (4..8) (4..9) (4..) (4..)

39 The weightig priciple of codig the alphaumeric characters, that is for a successio of related characters there is used a ascedig set of biary combiatios. For istace, assug 8, for the successio of alphabetic upper case letters, it is used the (4..) followig sequece of codes: A 4h B 4h C 43h This coditio is very useful for defiig particular maipulatios of alphaumeric iformatio, lie, for istace, comparisos (4..3) betwee words for creatig lists o ivetory, employees, payrolls, etc. Fial Coclusio: it resulted ecessity for a 8 bit legth alphaumeric code icorporatig weightig (4..4) priciple ASCII-8 ad EBCDIC codes ASCII alphaumeric code ASCII ( America Stadard Code for Iformatio Iterchage ) -the most commoly used code i digital computers ASCII is a 7 bit code used i telecommuicatios, but it was exteded to 8 bits to be adapted for digital computers alphaumeric iformatio represetatio. The ASCII code o 7 bits is give below: (4.3..) (4.3..) This code allows codig of uppercase ad lowercase letters, decimal digits, puctuatio symbols, mathematical symbols, cotrol characters for peripheral devices etc. To chage to a 8 bit code it was appeded the eighth bit i the most sigificat positio, b 7. Usually this extra bit is a parity bit for error detectio mechaisms; sometimes it is adopted a. th Alteratively, use of the 8 bit is defiig a alterate character set; with ASCII-7 there are coded 8 alphaumeric characters whereas with a exteded ASCII there ca be ecoded 56 alpha characters, by icludig also ew graphic characters. (4.3..4) (4.3..5) (4.3..6) (4.3..7)

40 The weightig priciple is respected: A a B b C c etc. etc. etc. Each ASCII combiatio is represeted i a shorthad otatio by two hexa digits (h s h i ): bbbb bbbb 3 For example: A 4h B 4h C 43h etc. hs hi (4.3..8) (4.3..9) The EBCDIC character code show i hexadecimal is preseted below: (4.3..4) EBCDIC alphaumeric code. EBCDIC (Exteded Biary Coded Decimal Iterchage Code) EBCDIC was developed by IBM, used o IBM maiframes (also i Romaia computers i family FELIX C). EBCDIC from the begiig was a 8 bit code allowig represetatio of 56 alphaumeric characters. (4.3..) (4.3..) (4.3..3) Most of computers would accept alphaumerical data i either code (ASCII or EBCDIC) ad perform coversio to the ative code. The coversio to ASCII/EBCDIC ad bac is accomplished i I/O uits. Whe a user types i a series of characters at a eyboard by meas of a ecodig chip that exist iside the eyboard iterface, each character is traslated ito its ASCII or EBCDIC equivalet o 8 bits, followed by trasmissio of the correspodig byte to CPU. (4.3..5) (4.3..6) (4.3..7) -79-8

41 The output that a CPU seds bac to the display is also a ASCII or EBCDIC code series (alpha iformatio). These codes are traslated by peripheral uit iterfaces ito a uderstadable iformatio by the user Alphaumeric iformatio (4.3..8) I the versio. of the Uicode stadard there are differet coded characters coverig the pricipal writte laguages of all cotiets. The first 56 combiatios of Uicode, show i hexadecimal are give i what follows: (4.5.4) Alphaumeric word series of alphaumeric characters. The mai characteristic of alphaumeric iformatio represetatio is its variable legth. There are upper limits specific for differet computer families (for example, 56 characters). Example: House will be represeted i ASCII as follows: F " H O U S E b/ " (4.4.) (4.4.) (4.4.3) (4.4.4) (4.5.5) 4.5. Uicode character set The ASCII ad EBCDIC codes support the historically doat (Lati) character sets i computers. But there are may character sets i the world, therefore a ew uiversal character stadard was developed that supports a great variety of the world s character sets, called Uicode. This is a 6 bit codig system ad represets a evolvig stadard. It chages as ew character sets are itroduced ito it ad as existig characters sets evolve ad their represetatio are redefied. Each Uicode biary code is represeted by a patter of 4 hexadecimal digits. (4.5.) (4.5.) (4.5.3) I defiig the Uicode there was provided a oe to oe correspodece betwee Uicode 6 bit patter ad ASCII 8 bit patters, amely betwee Uicode combiatios h up to 7Fh ad ASCII combiatios from h up to 7Fh. The 6 bit Uicode stadard is a subset of the 3 bit ISO 646 Uiversal Character Set (UCS-4). (4.5.6) (4.5.7) -8-8

42 5. Decimal iformatio represetatio The moder digital computer ca operate o decimal iformatio as well; such iformatio must be coded iside a digital computer through BCD codes. It is assumed that the mathematical operatios are implemeted with BCD arithmetic i decimal arithmetical uits. The AIU is a Byte o 8 bits. Matchig of BCD codes to the dimesio of a AIU is realized through two formats: compact ad zoed. Compact format: two BCD codes ecapsulated i a Byte, as follows: BYTE BYTE BCD BCD BCD BCD (5.) (5.) (5.3) (5.4) (5.5) Zoed format assumes each Byte cotais a group of 4 bits called zoe, followed by the BCD code:. Zoe BCD Zoe BCD. Byte Byte Zoe has differet assiged codes depedig o the alphaumeric code (ASCII, EBCDIC etc.) I EBCDIC zoe I ASCII zoe Zoed formats are used for Iput / Output operatios, whereas compact formats are used i processig uits. Automatic coversios form zoed to compact formats ad vice-versa are desig. (5.9) (5.) (5.) (5.) BCD used is the basic 84 code. Example: 754 i two cosecutive Bytes: (5.6) (5.7) Byte Byte The allowed legth L, of the decimal umber, depeds o the computer family; for istace, it could be 3 digits sig: d 3 d 9 d 8 d 7. d Byte Byte Byte 6 L group of 4 bits to ecode the sig (5.8)

Elementary Educational Computer

Elementary Educational Computer Chapter 5 Elemetary Educatioal Computer. Geeral structure of the Elemetary Educatioal Computer (EEC) The EEC coforms to the 5 uits structure defied by vo Neuma's model (.) All uits are preseted i a simplified

More information

Chapter 3. Floating Point Arithmetic

Chapter 3. Floating Point Arithmetic COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 3 Floatig Poit Arithmetic Review - Multiplicatio 0 1 1 0 = 6 multiplicad 32-bit ALU shift product right multiplier add

More information

Computer Systems - HS

Computer Systems - HS What have we leared so far? Computer Systems High Level ENGG1203 2d Semester, 2017-18 Applicatios Sigals Systems & Cotrol Systems Computer & Embedded Systems Digital Logic Combiatioal Logic Sequetial Logic

More information

Appendix D. Controller Implementation

Appendix D. Controller Implementation COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Appedix D Cotroller Implemetatio Cotroller Implemetatios Combiatioal logic (sigle-cycle); Fiite state machie (multi-cycle, pipelied);

More information

CSC 220: Computer Organization Unit 11 Basic Computer Organization and Design

CSC 220: Computer Organization Unit 11 Basic Computer Organization and Design College of Computer ad Iformatio Scieces Departmet of Computer Sciece CSC 220: Computer Orgaizatio Uit 11 Basic Computer Orgaizatio ad Desig 1 For the rest of the semester, we ll focus o computer architecture:

More information

Introduction CHAPTER Computers

Introduction CHAPTER Computers Iside a Computer CHAPTER Itroductio. Computers A computer is a electroic device that accepts iput, stores data, processes data accordig to a set of istructios (called program), ad produces output i desired

More information

. Written in factored form it is easy to see that the roots are 2, 2, i,

. Written in factored form it is easy to see that the roots are 2, 2, i, CMPS A Itroductio to Programmig Programmig Assigmet 4 I this assigmet you will write a java program that determies the real roots of a polyomial that lie withi a specified rage. Recall that the roots (or

More information

A New Morphological 3D Shape Decomposition: Grayscale Interframe Interpolation Method

A New Morphological 3D Shape Decomposition: Grayscale Interframe Interpolation Method A ew Morphological 3D Shape Decompositio: Grayscale Iterframe Iterpolatio Method D.. Vizireau Politehica Uiversity Bucharest, Romaia ae@comm.pub.ro R. M. Udrea Politehica Uiversity Bucharest, Romaia mihea@comm.pub.ro

More information

Chapter 1. Introduction to Computers and C++ Programming. Copyright 2015 Pearson Education, Ltd.. All rights reserved.

Chapter 1. Introduction to Computers and C++ Programming. Copyright 2015 Pearson Education, Ltd.. All rights reserved. Chapter 1 Itroductio to Computers ad C++ Programmig Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Overview 1.1 Computer Systems 1.2 Programmig ad Problem Solvig 1.3 Itroductio to C++ 1.4 Testig

More information

Fast Fourier Transform (FFT) Algorithms

Fast Fourier Transform (FFT) Algorithms Fast Fourier Trasform FFT Algorithms Relatio to the z-trasform elsewhere, ozero, z x z X x [ ] 2 ~ elsewhere,, ~ e j x X x x π j e z z X X π 2 ~ The DFS X represets evely spaced samples of the z- trasform

More information

APPLICATION NOTE PACE1750AE BUILT-IN FUNCTIONS

APPLICATION NOTE PACE1750AE BUILT-IN FUNCTIONS APPLICATION NOTE PACE175AE BUILT-IN UNCTIONS About This Note This applicatio brief is iteded to explai ad demostrate the use of the special fuctios that are built ito the PACE175AE processor. These powerful

More information

BOOLEAN MATHEMATICS: GENERAL THEORY

BOOLEAN MATHEMATICS: GENERAL THEORY CHAPTER 3 BOOLEAN MATHEMATICS: GENERAL THEORY 3.1 ISOMORPHIC PROPERTIES The ame Boolea Arithmetic was chose because it was discovered that literal Boolea Algebra could have a isomorphic umerical aspect.

More information

Octahedral Graph Scaling

Octahedral Graph Scaling Octahedral Graph Scalig Peter Russell Jauary 1, 2015 Abstract There is presetly o strog iterpretatio for the otio of -vertex graph scalig. This paper presets a ew defiitio for the term i the cotext of

More information

Chapter 4. Procedural Abstraction and Functions That Return a Value. Copyright 2015 Pearson Education, Ltd.. All rights reserved.

Chapter 4. Procedural Abstraction and Functions That Return a Value. Copyright 2015 Pearson Education, Ltd.. All rights reserved. Chapter 4 Procedural Abstractio ad Fuctios That Retur a Value Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Overview 4.1 Top-Dow Desig 4.2 Predefied Fuctios 4.3 Programmer-Defied Fuctios 4.4

More information

Chapter 2. C++ Basics. Copyright 2015 Pearson Education, Ltd.. All rights reserved.

Chapter 2. C++ Basics. Copyright 2015 Pearson Education, Ltd.. All rights reserved. Chapter 2 C++ Basics Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Overview 2.1 Variables ad Assigmets 2.2 Iput ad Output 2.3 Data Types ad Expressios 2.4 Simple Flow of Cotrol 2.5 Program

More information

Computers and Scientific Thinking

Computers and Scientific Thinking Computers ad Scietific Thikig David Reed, Creighto Uiversity Chapter 15 JavaScript Strigs 1 Strigs as Objects so far, your iteractive Web pages have maipulated strigs i simple ways use text box to iput

More information

9.1. Sequences and Series. Sequences. What you should learn. Why you should learn it. Definition of Sequence

9.1. Sequences and Series. Sequences. What you should learn. Why you should learn it. Definition of Sequence _9.qxd // : AM Page Chapter 9 Sequeces, Series, ad Probability 9. Sequeces ad Series What you should lear Use sequece otatio to write the terms of sequeces. Use factorial otatio. Use summatio otatio to

More information

EE260: Digital Design, Spring /16/18. n Example: m 0 (=x 1 x 2 ) is adjacent to m 1 (=x 1 x 2 ) and m 2 (=x 1 x 2 ) but NOT m 3 (=x 1 x 2 )

EE260: Digital Design, Spring /16/18. n Example: m 0 (=x 1 x 2 ) is adjacent to m 1 (=x 1 x 2 ) and m 2 (=x 1 x 2 ) but NOT m 3 (=x 1 x 2 ) EE26: Digital Desig, Sprig 28 3/6/8 EE 26: Itroductio to Digital Desig Combiatioal Datapath Yao Zheg Departmet of Electrical Egieerig Uiversity of Hawaiʻi at Māoa Combiatioal Logic Blocks Multiplexer Ecoders/Decoders

More information

Python Programming: An Introduction to Computer Science

Python Programming: An Introduction to Computer Science Pytho Programmig: A Itroductio to Computer Sciece Chapter 1 Computers ad Programs 1 Objectives To uderstad the respective roles of hardware ad software i a computig system. To lear what computer scietists

More information

Chapter 3 Classification of FFT Processor Algorithms

Chapter 3 Classification of FFT Processor Algorithms Chapter Classificatio of FFT Processor Algorithms The computatioal complexity of the Discrete Fourier trasform (DFT) is very high. It requires () 2 complex multiplicatios ad () complex additios [5]. As

More information

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor. Part A Datapath Design

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor. Part A Datapath Design COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter The Processor Part A path Desig Itroductio CPU performace factors Istructio cout Determied by ISA ad compiler. CPI ad

More information

1. SWITCHING FUNDAMENTALS

1. SWITCHING FUNDAMENTALS . SWITCING FUNDMENTLS Switchig is the provisio of a o-demad coectio betwee two ed poits. Two distict switchig techiques are employed i commuicatio etwors-- circuit switchig ad pacet switchig. Circuit switchig

More information

Ones Assignment Method for Solving Traveling Salesman Problem

Ones Assignment Method for Solving Traveling Salesman Problem Joural of mathematics ad computer sciece 0 (0), 58-65 Oes Assigmet Method for Solvig Travelig Salesma Problem Hadi Basirzadeh Departmet of Mathematics, Shahid Chamra Uiversity, Ahvaz, Ira Article history:

More information

Behavioral Modeling in Verilog

Behavioral Modeling in Verilog Behavioral Modelig i Verilog COE 202 Digital Logic Desig Dr. Muhamed Mudawar Kig Fahd Uiversity of Petroleum ad Mierals Presetatio Outlie Itroductio to Dataflow ad Behavioral Modelig Verilog Operators

More information

The Closest Line to a Data Set in the Plane. David Gurney Southeastern Louisiana University Hammond, Louisiana

The Closest Line to a Data Set in the Plane. David Gurney Southeastern Louisiana University Hammond, Louisiana The Closest Lie to a Data Set i the Plae David Gurey Southeaster Louisiaa Uiversity Hammod, Louisiaa ABSTRACT This paper looks at three differet measures of distace betwee a lie ad a data set i the plae:

More information

condition w i B i S maximum u i

condition w i B i S maximum u i ecture 10 Dyamic Programmig 10.1 Kapsack Problem November 1, 2004 ecturer: Kamal Jai Notes: Tobias Holgers We are give a set of items U = {a 1, a 2,..., a }. Each item has a weight w i Z + ad a utility

More information

Improvement of the Orthogonal Code Convolution Capabilities Using FPGA Implementation

Improvement of the Orthogonal Code Convolution Capabilities Using FPGA Implementation Improvemet of the Orthogoal Code Covolutio Capabilities Usig FPGA Implemetatio Naima Kaabouch, Member, IEEE, Apara Dhirde, Member, IEEE, Saleh Faruque, Member, IEEE Departmet of Electrical Egieerig, Uiversity

More information

Modern Systems Analysis and Design Seventh Edition

Modern Systems Analysis and Design Seventh Edition Moder Systems Aalysis ad Desig Seveth Editio Jeffrey A. Hoffer Joey F. George Joseph S. Valacich Desigig Databases Learig Objectives ü Cocisely defie each of the followig key database desig terms: relatio,

More information

Data diverse software fault tolerance techniques

Data diverse software fault tolerance techniques Data diverse software fault tolerace techiques Complemets desig diversity by compesatig for desig diversity s s limitatios Ivolves obtaiig a related set of poits i the program data space, executig the

More information

BACHMANN-LANDAU NOTATIONS. Lecturer: Dr. Jomar F. Rabajante IMSP, UPLB MATH 174: Numerical Analysis I 1 st Sem AY

BACHMANN-LANDAU NOTATIONS. Lecturer: Dr. Jomar F. Rabajante IMSP, UPLB MATH 174: Numerical Analysis I 1 st Sem AY BACHMANN-LANDAU NOTATIONS Lecturer: Dr. Jomar F. Rabajate IMSP, UPLB MATH 174: Numerical Aalysis I 1 st Sem AY 018-019 RANKING OF FUNCTIONS Name Big-Oh Eamples Costat O(1 10 Logarithmic O(log log, log(

More information

Python Programming: An Introduction to Computer Science

Python Programming: An Introduction to Computer Science Pytho Programmig: A Itroductio to Computer Sciece Chapter 6 Defiig Fuctios Pytho Programmig, 2/e 1 Objectives To uderstad why programmers divide programs up ito sets of cooperatig fuctios. To be able to

More information

UNIVERSITY OF MORATUWA

UNIVERSITY OF MORATUWA UNIVERSITY OF MORATUWA FACULTY OF ENGINEERING DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING B.Sc. Egieerig 2014 Itake Semester 2 Examiatio CS2052 COMPUTER ARCHITECTURE Time allowed: 2 Hours Jauary 2016

More information

Designing a learning system

Designing a learning system CS 75 Machie Learig Lecture Desigig a learig system Milos Hauskrecht milos@cs.pitt.edu 539 Seott Square, x-5 people.cs.pitt.edu/~milos/courses/cs75/ Admiistrivia No homework assigmet this week Please try

More information

The Magma Database file formats

The Magma Database file formats The Magma Database file formats Adrew Gaylard, Bret Pikey, ad Mart-Mari Breedt Johaesburg, South Africa 15th May 2006 1 Summary Magma is a ope-source object database created by Chris Muller, of Kasas City,

More information

Chapter 11. Friends, Overloaded Operators, and Arrays in Classes. Copyright 2014 Pearson Addison-Wesley. All rights reserved.

Chapter 11. Friends, Overloaded Operators, and Arrays in Classes. Copyright 2014 Pearson Addison-Wesley. All rights reserved. Chapter 11 Frieds, Overloaded Operators, ad Arrays i Classes Copyright 2014 Pearso Addiso-Wesley. All rights reserved. Overview 11.1 Fried Fuctios 11.2 Overloadig Operators 11.3 Arrays ad Classes 11.4

More information

IS-IS in Detail. ISP Workshops

IS-IS in Detail. ISP Workshops IS-IS i Detail ISP Workshops These materials are licesed uder the Creative Commos Attributio-NoCommercial 4.0 Iteratioal licese (http://creativecommos.org/liceses/by-c/4.0/) Last updated 27 th November

More information

Chapter 5. Functions for All Subtasks. Copyright 2015 Pearson Education, Ltd.. All rights reserved.

Chapter 5. Functions for All Subtasks. Copyright 2015 Pearson Education, Ltd.. All rights reserved. Chapter 5 Fuctios for All Subtasks Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Overview 5.1 void Fuctios 5.2 Call-By-Referece Parameters 5.3 Usig Procedural Abstractio 5.4 Testig ad Debuggig

More information

End Semester Examination CSE, III Yr. (I Sem), 30002: Computer Organization

End Semester Examination CSE, III Yr. (I Sem), 30002: Computer Organization Ed Semester Examiatio 2013-14 CSE, III Yr. (I Sem), 30002: Computer Orgaizatio Istructios: GROUP -A 1. Write the questio paper group (A, B, C, D), o frot page top of aswer book, as per what is metioed

More information

Pattern Recognition Systems Lab 1 Least Mean Squares

Pattern Recognition Systems Lab 1 Least Mean Squares Patter Recogitio Systems Lab 1 Least Mea Squares 1. Objectives This laboratory work itroduces the OpeCV-based framework used throughout the course. I this assigmet a lie is fitted to a set of poits usig

More information

CS : Programming for Non-Majors, Summer 2007 Programming Project #3: Two Little Calculations Due by 12:00pm (noon) Wednesday June

CS : Programming for Non-Majors, Summer 2007 Programming Project #3: Two Little Calculations Due by 12:00pm (noon) Wednesday June CS 1313 010: Programmig for No-Majors, Summer 2007 Programmig Project #3: Two Little Calculatios Due by 12:00pm (oo) Wedesday Jue 27 2007 This third assigmet will give you experiece writig programs that

More information

Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits

Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits Egieerig Letters, :, EL Reversible Realizatio of Quaterary Decoder, Multiplexer, ad Demultiplexer Circuits Mozammel H.. Kha, Member, ENG bstract quaterary reversible circuit is more compact tha the correspodig

More information

Orientation. Orientation 10/28/15

Orientation. Orientation 10/28/15 Orietatio Orietatio We will defie orietatio to mea a object s istataeous rotatioal cofiguratio Thik of it as the rotatioal equivalet of positio 1 Represetig Positios Cartesia coordiates (x,y,z) are a easy

More information

3D Model Retrieval Method Based on Sample Prediction

3D Model Retrieval Method Based on Sample Prediction 20 Iteratioal Coferece o Computer Commuicatio ad Maagemet Proc.of CSIT vol.5 (20) (20) IACSIT Press, Sigapore 3D Model Retrieval Method Based o Sample Predictio Qigche Zhag, Ya Tag* School of Computer

More information

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5 Morga Kaufma Publishers 26 February, 28 COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 5 Set-Associative Cache Architecture Performace Summary Whe CPU performace icreases:

More information

( n+1 2 ) , position=(7+1)/2 =4,(median is observation #4) Median=10lb

( n+1 2 ) , position=(7+1)/2 =4,(median is observation #4) Median=10lb Chapter 3 Descriptive Measures Measures of Ceter (Cetral Tedecy) These measures will tell us where is the ceter of our data or where most typical value of a data set lies Mode the value that occurs most

More information

Evaluation scheme for Tracking in AMI

Evaluation scheme for Tracking in AMI A M I C o m m u i c a t i o A U G M E N T E D M U L T I - P A R T Y I N T E R A C T I O N http://www.amiproject.org/ Evaluatio scheme for Trackig i AMI S. Schreiber a D. Gatica-Perez b AMI WP4 Trackig:

More information

FPGA IMPLEMENTATION OF BASE-N LOGARITHM. Salvador E. Tropea

FPGA IMPLEMENTATION OF BASE-N LOGARITHM. Salvador E. Tropea FPGA IMPLEMENTATION OF BASE-N LOGARITHM Salvador E. Tropea Electróica e Iformática Istituto Nacioal de Tecología Idustrial Bueos Aires, Argetia email: salvador@iti.gov.ar ABSTRACT I this work, we preset

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 18 Strategies for Query Processig Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio DBMS techiques to process a query Scaer idetifies

More information

A SOFTWARE MODEL FOR THE MULTILAYER PERCEPTRON

A SOFTWARE MODEL FOR THE MULTILAYER PERCEPTRON A SOFTWARE MODEL FOR THE MULTILAYER PERCEPTRON Roberto Lopez ad Eugeio Oñate Iteratioal Ceter for Numerical Methods i Egieerig (CIMNE) Edificio C1, Gra Capitá s/, 08034 Barceloa, Spai ABSTRACT I this work

More information

Big-O Analysis. Asymptotics

Big-O Analysis. Asymptotics Big-O Aalysis 1 Defiitio: Suppose that f() ad g() are oegative fuctios of. The we say that f() is O(g()) provided that there are costats C > 0 ad N > 0 such that for all > N, f() Cg(). Big-O expresses

More information

Counting Regions in the Plane and More 1

Counting Regions in the Plane and More 1 Coutig Regios i the Plae ad More 1 by Zvezdelia Stakova Berkeley Math Circle Itermediate I Group September 016 1. Overarchig Problem Problem 1 Regios i a Circle. The vertices of a polygos are arraged o

More information

Chapter 9. Pointers and Dynamic Arrays. Copyright 2015 Pearson Education, Ltd.. All rights reserved.

Chapter 9. Pointers and Dynamic Arrays. Copyright 2015 Pearson Education, Ltd.. All rights reserved. Chapter 9 Poiters ad Dyamic Arrays Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Overview 9.1 Poiters 9.2 Dyamic Arrays Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Slide 9-3

More information

Bayesian approach to reliability modelling for a probability of failure on demand parameter

Bayesian approach to reliability modelling for a probability of failure on demand parameter Bayesia approach to reliability modellig for a probability of failure o demad parameter BÖRCSÖK J., SCHAEFER S. Departmet of Computer Architecture ad System Programmig Uiversity Kassel, Wilhelmshöher Allee

More information

From last week. Lecture 5. Outline. Principles of programming languages

From last week. Lecture 5. Outline. Principles of programming languages Priciples of programmig laguages From last week Lecture 5 http://few.vu.l/~silvis/ppl/2007 Natalia Silvis-Cividjia e-mail: silvis@few.vu.l ML has o assigmet. Explai how to access a old bidig? Is & for

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 26 Ehaced Data Models: Itroductio to Active, Temporal, Spatial, Multimedia, ad Deductive Databases Copyright 2016 Ramez Elmasri ad Shamkat B.

More information

Performance Plus Software Parameter Definitions

Performance Plus Software Parameter Definitions Performace Plus+ Software Parameter Defiitios/ Performace Plus Software Parameter Defiitios Chapma Techical Note-TG-5 paramete.doc ev-0-03 Performace Plus+ Software Parameter Defiitios/2 Backgroud ad Defiitios

More information

CIS 121 Data Structures and Algorithms with Java Spring Stacks, Queues, and Heaps Monday, February 18 / Tuesday, February 19

CIS 121 Data Structures and Algorithms with Java Spring Stacks, Queues, and Heaps Monday, February 18 / Tuesday, February 19 CIS Data Structures ad Algorithms with Java Sprig 09 Stacks, Queues, ad Heaps Moday, February 8 / Tuesday, February 9 Stacks ad Queues Recall the stack ad queue ADTs (abstract data types from lecture.

More information

The isoperimetric problem on the hypercube

The isoperimetric problem on the hypercube The isoperimetric problem o the hypercube Prepared by: Steve Butler November 2, 2005 1 The isoperimetric problem We will cosider the -dimesioal hypercube Q Recall that the hypercube Q is a graph whose

More information

Lecture 1: Introduction and Strassen s Algorithm

Lecture 1: Introduction and Strassen s Algorithm 5-750: Graduate Algorithms Jauary 7, 08 Lecture : Itroductio ad Strasse s Algorithm Lecturer: Gary Miller Scribe: Robert Parker Itroductio Machie models I this class, we will primarily use the Radom Access

More information

Neural Networks A Model of Boolean Functions

Neural Networks A Model of Boolean Functions Neural Networks A Model of Boolea Fuctios Berd Steibach, Roma Kohut Freiberg Uiversity of Miig ad Techology Istitute of Computer Sciece D-09596 Freiberg, Germay e-mails: steib@iformatik.tu-freiberg.de

More information

CMSC Computer Architecture Lecture 2: ISA. Prof. Yanjing Li Department of Computer Science University of Chicago

CMSC Computer Architecture Lecture 2: ISA. Prof. Yanjing Li Department of Computer Science University of Chicago CMSC 22200 Computer Architecture Lecture 2: ISA Prof. Yajig Li Departmet of Computer Sciece Uiversity of Chicago Admiistrative Stuff Lab1 out toight Due Thursday (10/18) Lab1 review sessio Tomorrow, 10/05,

More information

Basic allocator mechanisms The course that gives CMU its Zip! Memory Management II: Dynamic Storage Allocation Mar 6, 2000.

Basic allocator mechanisms The course that gives CMU its Zip! Memory Management II: Dynamic Storage Allocation Mar 6, 2000. 5-23 The course that gives CM its Zip Memory Maagemet II: Dyamic Storage Allocatio Mar 6, 2000 Topics Segregated lists Buddy system Garbage collectio Mark ad Sweep Copyig eferece coutig Basic allocator

More information

How do we evaluate algorithms?

How do we evaluate algorithms? F2 Readig referece: chapter 2 + slides Algorithm complexity Big O ad big Ω To calculate ruig time Aalysis of recursive Algorithms Next time: Litterature: slides mostly The first Algorithm desig methods:

More information

A Comparison of Floating Point and Logarithmic Number Systems for FPGAs

A Comparison of Floating Point and Logarithmic Number Systems for FPGAs Compariso of Floatig Poit ad Logarithmic Number Systems for FPGs Michael Haselma, Michael Beauchamp, aro Wood, Scott Hauck Dept. of Electrical Egieerig Uiversity of Washigto Seattle, W {haselma, mjb7,

More information

Improving Information Retrieval System Security via an Optimal Maximal Coding Scheme

Improving Information Retrieval System Security via an Optimal Maximal Coding Scheme Improvig Iformatio Retrieval System Security via a Optimal Maximal Codig Scheme Dogyag Log Departmet of Computer Sciece, City Uiversity of Hog Kog, 8 Tat Chee Aveue Kowloo, Hog Kog SAR, PRC dylog@cs.cityu.edu.hk

More information

Analysis Metrics. Intro to Algorithm Analysis. Slides. 12. Alg Analysis. 12. Alg Analysis

Analysis Metrics. Intro to Algorithm Analysis. Slides. 12. Alg Analysis. 12. Alg Analysis Itro to Algorithm Aalysis Aalysis Metrics Slides. Table of Cotets. Aalysis Metrics 3. Exact Aalysis Rules 4. Simple Summatio 5. Summatio Formulas 6. Order of Magitude 7. Big-O otatio 8. Big-O Theorems

More information

EE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 13 Control and Sequencing: Hardwired and Microprogrammed Control

EE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 13 Control and Sequencing: Hardwired and Microprogrammed Control EE 459/500 HDL Based Digital Desig with Programmable Logic Lecture 13 Cotrol ad Sequecig: Hardwired ad Microprogrammed Cotrol Refereces: Chapter s 4,5 from textbook Chapter 7 of M.M. Mao ad C.R. Kime,

More information

Fundamentals of. Chapter 1. Microprocessor and Microcontroller. Dr. Farid Farahmand. Updated: Tuesday, January 16, 2018

Fundamentals of. Chapter 1. Microprocessor and Microcontroller. Dr. Farid Farahmand. Updated: Tuesday, January 16, 2018 Fudametals of Chapter 1 Microprocessor ad Microcotroller Dr. Farid Farahmad Updated: Tuesday, Jauary 16, 2018 Evolutio First came trasistors Itegrated circuits SSI (Small-Scale Itegratio) to ULSI Very

More information

CIS 121 Data Structures and Algorithms with Java Spring Stacks and Queues Monday, February 12 / Tuesday, February 13

CIS 121 Data Structures and Algorithms with Java Spring Stacks and Queues Monday, February 12 / Tuesday, February 13 CIS Data Structures ad Algorithms with Java Sprig 08 Stacks ad Queues Moday, February / Tuesday, February Learig Goals Durig this lab, you will: Review stacks ad queues. Lear amortized ruig time aalysis

More information

IMP: Superposer Integrated Morphometrics Package Superposition Tool

IMP: Superposer Integrated Morphometrics Package Superposition Tool IMP: Superposer Itegrated Morphometrics Package Superpositio Tool Programmig by: David Lieber ( 03) Caisius College 200 Mai St. Buffalo, NY 4208 Cocept by: H. David Sheets, Dept. of Physics, Caisius College

More information

Code Review Defects. Authors: Mika V. Mäntylä and Casper Lassenius Original version: 4 Sep, 2007 Made available online: 24 April, 2013

Code Review Defects. Authors: Mika V. Mäntylä and Casper Lassenius Original version: 4 Sep, 2007 Made available online: 24 April, 2013 Code Review s Authors: Mika V. Mätylä ad Casper Lasseius Origial versio: 4 Sep, 2007 Made available olie: 24 April, 2013 This documet cotais further details of the code review defects preseted i [1]. of

More information

Lesson 1. The datapath

Lesson 1. The datapath Lesso. Computers Structure ad Orgaizatio Graduate i Computer Scieces / Graduate i Computers Egieerig Computers Structure ad Orgaizatio. Graduate i Computer Scieces / Graduate i Computer Egieerig Automatic

More information

Analysis of Class Design Coupling Based on Information Entropy Di Jiang 1,2, a, Hua Zhou 1,2,b and Xingping Sun 1,2,c

Analysis of Class Design Coupling Based on Information Entropy Di Jiang 1,2, a, Hua Zhou 1,2,b and Xingping Sun 1,2,c Advaced Materials Research Olie: 2013-01-25 IN: 1662-8985, Vol. 659, pp 196-201 doi:10.4028/www.scietific.et/amr.659.196 2013 Tras Tech Publicatios, witzerlad Aalysis of Class Desig Couplig Based o Iformatio

More information

Filter design. 1 Design considerations: a framework. 2 Finite impulse response (FIR) filter design

Filter design. 1 Design considerations: a framework. 2 Finite impulse response (FIR) filter design Filter desig Desig cosideratios: a framework C ı p ı p H(f) Aalysis of fiite wordlegth effects: I practice oe should check that the quatisatio used i the implemetatio does ot degrade the performace of

More information

Pseudocode ( 1.1) Analysis of Algorithms. Primitive Operations. Pseudocode Details. Running Time ( 1.1) Estimating performance

Pseudocode ( 1.1) Analysis of Algorithms. Primitive Operations. Pseudocode Details. Running Time ( 1.1) Estimating performance Aalysis of Algorithms Iput Algorithm Output A algorithm is a step-by-step procedure for solvig a problem i a fiite amout of time. Pseudocode ( 1.1) High-level descriptio of a algorithm More structured

More information

GPUMP: a Multiple-Precision Integer Library for GPUs

GPUMP: a Multiple-Precision Integer Library for GPUs GPUMP: a Multiple-Precisio Iteger Library for GPUs Kaiyog Zhao ad Xiaowe Chu Departmet of Computer Sciece, Hog Kog Baptist Uiversity Hog Kog, P. R. Chia Email: {kyzhao, chxw}@comp.hkbu.edu.hk Abstract

More information

Chapter 10. Defining Classes. Copyright 2015 Pearson Education, Ltd.. All rights reserved.

Chapter 10. Defining Classes. Copyright 2015 Pearson Education, Ltd.. All rights reserved. Chapter 10 Defiig Classes Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Overview 10.1 Structures 10.2 Classes 10.3 Abstract Data Types 10.4 Itroductio to Iheritace Copyright 2015 Pearso Educatio,

More information

. Perform a geometric (ray-optics) construction (i.e., draw in the rays on the diagram) to show where the final image is formed.

. Perform a geometric (ray-optics) construction (i.e., draw in the rays on the diagram) to show where the final image is formed. MASSACHUSETTS INSTITUTE of TECHNOLOGY Departmet of Electrical Egieerig ad Computer Sciece 6.161 Moder Optics Project Laboratory 6.637 Optical Sigals, Devices & Systems Problem Set No. 1 Geometric optics

More information

EE123 Digital Signal Processing

EE123 Digital Signal Processing Last Time EE Digital Sigal Processig Lecture 7 Block Covolutio, Overlap ad Add, FFT Discrete Fourier Trasform Properties of the Liear covolutio through circular Today Liear covolutio with Overlap ad add

More information

Math 10C Long Range Plans

Math 10C Long Range Plans Math 10C Log Rage Plas Uits: Evaluatio: Homework, projects ad assigmets 10% Uit Tests. 70% Fial Examiatio.. 20% Ay Uit Test may be rewritte for a higher mark. If the retest mark is higher, that mark will

More information

the beginning of the program in order for it to work correctly. Similarly, a Confirm

the beginning of the program in order for it to work correctly. Similarly, a Confirm I our sytax, a Assume statemet will be used to record what must be true at the begiig of the program i order for it to work correctly. Similarly, a Cofirm statemet is used to record what should be true

More information

Structuring Redundancy for Fault Tolerance. CSE 598D: Fault Tolerant Software

Structuring Redundancy for Fault Tolerance. CSE 598D: Fault Tolerant Software Structurig Redudacy for Fault Tolerace CSE 598D: Fault Tolerat Software What do we wat to achieve? Versios Damage Assessmet Versio 1 Error Detectio Iputs Versio 2 Voter Outputs State Restoratio Cotiued

More information

Improving Template Based Spike Detection

Improving Template Based Spike Detection Improvig Template Based Spike Detectio Kirk Smith, Member - IEEE Portlad State Uiversity petra@ee.pdx.edu Abstract Template matchig algorithms like SSE, Covolutio ad Maximum Likelihood are well kow for

More information

6.854J / J Advanced Algorithms Fall 2008

6.854J / J Advanced Algorithms Fall 2008 MIT OpeCourseWare http://ocw.mit.edu 6.854J / 18.415J Advaced Algorithms Fall 2008 For iformatio about citig these materials or our Terms of Use, visit: http://ocw.mit.edu/terms. 18.415/6.854 Advaced Algorithms

More information

Running Time. Analysis of Algorithms. Experimental Studies. Limitations of Experiments

Running Time. Analysis of Algorithms. Experimental Studies. Limitations of Experiments Ruig Time Aalysis of Algorithms Iput Algorithm Output A algorithm is a step-by-step procedure for solvig a problem i a fiite amout of time. Most algorithms trasform iput objects ito output objects. The

More information

UNIT 1 RECURRENCE RELATIONS

UNIT 1 RECURRENCE RELATIONS UNIT RECURRENCE RELATIONS Structure Page No.. Itroductio 7. Objectives 7. Three Recurret Problems 8.3 More Recurreces.4 Defiitios 4.5 Divide ad Coquer 7.6 Summary 9.7 Solutios/Aswers. INTRODUCTION I the

More information

1 Enterprise Modeler

1 Enterprise Modeler 1 Eterprise Modeler Itroductio I BaaERP, a Busiess Cotrol Model ad a Eterprise Structure Model for multi-site cofiguratios are itroduced. Eterprise Structure Model Busiess Cotrol Models Busiess Fuctio

More information

Bezier curves. Figure 2 shows cubic Bezier curves for various control points. In a Bezier curve, only

Bezier curves. Figure 2 shows cubic Bezier curves for various control points. In a Bezier curve, only Edited: Yeh-Liag Hsu (998--; recommeded: Yeh-Liag Hsu (--9; last updated: Yeh-Liag Hsu (9--7. Note: This is the course material for ME55 Geometric modelig ad computer graphics, Yua Ze Uiversity. art of

More information

Running Time ( 3.1) Analysis of Algorithms. Experimental Studies. Limitations of Experiments

Running Time ( 3.1) Analysis of Algorithms. Experimental Studies. Limitations of Experiments Ruig Time ( 3.1) Aalysis of Algorithms Iput Algorithm Output A algorithm is a step- by- step procedure for solvig a problem i a fiite amout of time. Most algorithms trasform iput objects ito output objects.

More information

Analysis of Algorithms

Analysis of Algorithms Aalysis of Algorithms Iput Algorithm Output A algorithm is a step-by-step procedure for solvig a problem i a fiite amout of time. Ruig Time Most algorithms trasform iput objects ito output objects. The

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 22 Database Recovery Techiques Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio Recovery algorithms Recovery cocepts Write-ahead

More information

Designing a learning system

Designing a learning system CS 75 Itro to Machie Learig Lecture Desigig a learig system Milos Hauskrecht milos@pitt.edu 539 Seott Square, -5 people.cs.pitt.edu/~milos/courses/cs75/ Admiistrivia No homework assigmet this week Please

More information

Software development of components for complex signal analysis on the example of adaptive recursive estimation methods.

Software development of components for complex signal analysis on the example of adaptive recursive estimation methods. Software developmet of compoets for complex sigal aalysis o the example of adaptive recursive estimatio methods. SIMON BOYMANN, RALPH MASCHOTTA, SILKE LEHMANN, DUNJA STEUER Istitute of Biomedical Egieerig

More information

Symbolic Execution with Abstraction

Symbolic Execution with Abstraction Software Tools for Techology Trasfer mauscript No. (will be iserted by the editor) Symbolic Executio with Abstractio Saswat Aad 1, Coria S. Păsăreau 2, Willem Visser 3 1 College of Computig, Georgia Istitute

More information

On Infinite Groups that are Isomorphic to its Proper Infinite Subgroup. Jaymar Talledo Balihon. Abstract

On Infinite Groups that are Isomorphic to its Proper Infinite Subgroup. Jaymar Talledo Balihon. Abstract O Ifiite Groups that are Isomorphic to its Proper Ifiite Subgroup Jaymar Talledo Baliho Abstract Two groups are isomorphic if there exists a isomorphism betwee them Lagrage Theorem states that the order

More information

South Slave Divisional Education Council. Math 10C

South Slave Divisional Education Council. Math 10C South Slave Divisioal Educatio Coucil Math 10C Curriculum Package February 2012 12 Strad: Measuremet Geeral Outcome: Develop spatial sese ad proportioal reasoig It is expected that studets will: 1. Solve

More information

c-dominating Sets for Families of Graphs

c-dominating Sets for Families of Graphs c-domiatig Sets for Families of Graphs Kelsie Syder Mathematics Uiversity of Mary Washigto April 6, 011 1 Abstract The topic of domiatio i graphs has a rich history, begiig with chess ethusiasts i the

More information

EE University of Minnesota. Midterm Exam #1. Prof. Matthew O'Keefe TA: Eric Seppanen. Department of Electrical and Computer Engineering

EE University of Minnesota. Midterm Exam #1. Prof. Matthew O'Keefe TA: Eric Seppanen. Department of Electrical and Computer Engineering EE 4363 1 Uiversity of Miesota Midterm Exam #1 Prof. Matthew O'Keefe TA: Eric Seppae Departmet of Electrical ad Computer Egieerig Uiversity of Miesota Twi Cities Campus EE 4363 Itroductio to Microprocessors

More information

1.2 Binomial Coefficients and Subsets

1.2 Binomial Coefficients and Subsets 1.2. BINOMIAL COEFFICIENTS AND SUBSETS 13 1.2 Biomial Coefficiets ad Subsets 1.2-1 The loop below is part of a program to determie the umber of triagles formed by poits i the plae. for i =1 to for j =

More information

An Improved Shuffled Frog-Leaping Algorithm for Knapsack Problem

An Improved Shuffled Frog-Leaping Algorithm for Knapsack Problem A Improved Shuffled Frog-Leapig Algorithm for Kapsack Problem Zhoufag Li, Ya Zhou, ad Peg Cheg School of Iformatio Sciece ad Egieerig Hea Uiversity of Techology ZhegZhou, Chia lzhf1978@126.com Abstract.

More information