RHiNET-3/SW: an 80-Gbit/s high-speed network switch for distributed parallel computing
|
|
|
- Mildred Stanley
- 6 years ago
- Views:
Transcription
1 RHiNET-3/SW: an 0-Gbit/s high-speed network switch for distributed parallel computing S. Nishimura 1, T. Kudoh 2, H. Nishi 2, J. Yamamoto 2, R. Ueno 3, K. Harasawa 4, S. Fukuda 4, Y. Shikichi 4, S. Akutsu 4, K. Tasho 5, and H. Amano 3 1 RWCP Optical Interconnection Hitachi Laboratory, 2 RWCP Tsukuba Research Center, 3 Keio University, 4 Hitachi Communication Systems, Inc. 5 Synergetech, Inc. nisimura@crl.hitachi.co.jp 1
2 Contents RHiNET concept (RWCP high-performance network) Concept and architecture of RHiNET-3/SW Key components in RHiNET-3/SW switch-lsi, deskew-lsi, parallel optical link, board Evaluation test results, on LSIs bit-error-rate, deskew function 2
3 RHiNET concept RHiNET switch: x high-speed crossbar switch RHiNET-3/SW High-speed parallel optical link Targets: PCI-bus based NIC Low-cost, and high-performance parallel computing through the combined computational power of PCs Connecting computers distributed within one or more floors of a building Features: Reliable low-latency communication, no upper layer Long links ( - 1 km), free topology design Large bi-section bandwidth (- Gbit/s) 3
4 Structure of RHiNET-3/SW (schematic structure) Optical RX DS-LSI DS-RX(1) DS-TX(1) DS-TX(0) DS-RX(0) electrical I/Os (-bit data, 1-bit clock) P2 P1 P3 SW-LSI P0 P4 P7 P5 P6 optical I/Os (-bit data, 1-bit clock) DS-LSI DS-LSI DS-RX(1) DS-TX(1) DS-TX(0) DS-RX(0) DS-LSI Optical TX electrical I/Os (-bit data, 1-bit clock) Switch: -Gbit/s x -port Aggregate throughput: 0 Gbit/s BB encoded data with clock I/O: 1.25-Gbit/s x 12-channel optical links Transmission length: < 1km DS-LSI: skew compensation for long transmission length Electrical I/O: CML or LVDS 4
5 Design concepts of RHiNET-3 Hop-by-hop retransmission Low-cost optical link module Retransmission: need for error-free data transmission Simple procedures and compact circuits Retransmission unit: micro frame (160 bits) Credit-based flow control For long transmission length Effective use of packet buffer 32 Virtual channels (VCs) - Virtual lane - Deadlock-free and topology-free 5
6 Flow control and retransmission (layered) TX-switch flit (0 bits) RX-switch Tx flow controller Tx-retrans. Ctrl. micro frame (2 flits [160 bits]) network link Rx-retrans. Ctrl. Rx flow controller 32 VC buffer Retransmission layer (unit : micro frame [160 bits]) Per-VC credit-based flow control layer (unit: flit [ 0 bits]) Small data size: reduce overhead (latency and bandwidth) 6
7 Format of micro frame (MF) Micro frame type 0 (bit) Flit 0 Flit 1 Payload Payload MF sequence number CRC Credit Acknowledge Retransmission request CRC and sequence-number based retransmission mechanism Retransmission unit: micro frame (12 bits payload / 160 bits) Acknowledge: sequence number of successfully received MF Credit, acknowledge and retransmission request use the same field Small retransmission overhead 7
8 Retransmission mechanism (behavior) TX-switch Tx-retrans. Ctrl. Rx-retrans. Ctrl. RX-switch Retrans. buffer network link CRC/Seq.number check Error Detected!! Hop-by-hop retransmission : error-free transmission, and small overhead
9 Credit-based flow control TX-switch Credit counters RX-switch Tx-retrans. Ctrl. network link Tx flow controller Rx flow controller Rx-retrans. Ctrl. Per-VC credit-based flow control VC Buffer 256 flits (2 Kbytes) Credit-based flow control mechanism enables long data transmission and uses VC buffer effectively 9
10 Components of RHiNET-3/SW (schematic structure) SW-LSI Motherboard DS-RX(1) DS-TX(1) DS-TX(0) DS-RX(0) P2 P1 P3 P4 SW-LSI P0 P7 P5 P6 DS-RX(1) DS-TX(1) DS-TX(0) DS-RX(0) DS-LSIs Optical link modules
11 Blockdiagram of SW-LSI 1.25 Gbit/s x bit per port 125Mbit/s 0 bit per port Routing Table Demultiplexer Elastic Buffer Rx-retrans. Ctrl. RT Controller VC Controller Tx-retrans. Ctrl. Multiplexer Packet Buffer Crossbar Retrans. Buffer 1.25 Gbit/s x bit per port 11
12 Floor plan of SW-LSI (1st cut ) VC buffer memory PLL 0.14-um CMOS ASIC Die size: 16.5 mm x 16.5 mm Number of gates: 1502 k Buffer memory: a total of 640 kbytes I/O: 1.25 Gbit/s per pin Package: 74-pin BGA 12
13 DS-LSI (LSI for skew compensation) from SW-LSI to SW-LSI to SW-LSI from SW-LSI TX0 RX0 RX1 TX1 Optical TX Optical RX Optical RX Optical TX 12-channel fiber ribbon ( < 1 km) Optical RX Optical TX TX0 RX0 RX1 TX1 DCcoupled ACcoupled 1.25-Gbit/s x 12-channel AC-coupled optical modules DS-LSI has BB encoder and decoder For high-speed (1.25 Gbit/s per pin) AC-coupled optical data transmission DS-LSI compensates skew between -bit data and 1-bit clock Maximum skew: +/- 256 ns larger than a skew of 1-km MMF fiber ribbon (+/- 64 ns) Initial data pattern consists of 64 BB special characters 13
14 12-channel parallel optical link TX module RX module 12-channel parallel data transmission (products of ZARLINK TM semiconductor) 50-nm VCSEL 12-channel CML interfaces 155 Mbit/s Gbit/s (AC-coupled) GI 50/ channel MMF fiber Up to 300-m data transmission at 2.5- Gbit/s BER:
15 Structure of motherboard (1st test-bed) Fiber ribbon SW-LSI Four DS-LSIs Designed to evaluate switching function Size: 550 x 550 mm Multi-wire interconnection board TM (Hitachi Chemical, Ltd.,) To overcome crosstalk, skew, and propagation loss Layout is optimized according to experimental results Eight pairs of 12-channel optical modules 15
16 Evaluation results (bit error rate) SW-LSI output from channel D0 of port0 BER (bit error rate): < -11 at data rate of 1.25 Gbit/s per pin Timing budget margin: about 400 ps 16
17 Evaluation results (deskew function) P5 P4 P6 P7 SW-LSI P0 P1 TX0 RX0 RX1 TX1 TX RX RX P3 P2 DS-LSI TX Optical Modules 12-channel ribbon fiber (300 m ) Port 0 Port 1 Deskew Function works successfully. 17
18 Summary A prototype network switch, RHiNET-3/SW, for a RHiNET high-performance distributed parallel computing environment Specifications Gbit/s x ports Parallel optical data transmission over a distance of up to 1 km Aggregate throughput is 0 Gbit/s per board Architecture Hop-by-hop retransmission mechanism Credit-based flow control reliable and long-transmission-distance data communication For -nodes parallel computing RHiNET-3/SW High-throughput, long-distance and flexible-flow-control In a distributed parallel computer system using commercial PCs 1
High-speed network switch RHiNET-2/SW and its implementation with optical interconnections
High-speed network switch RHiNET-2/SW and its implementation with optical interconnections S. Nishimura (1), T. Kudoh (2), H. Nishi (2), J. Yamamoto (2), K. Harasawa (3), N. Matsudaira (3), S. Akutsu (3),
Optical Interconnection as an IP Macro of COMS LSIs (OIP)
Optical Interconnection as an IP Macro of COMS LSIs (OIP) Takashi Yoshikawa, Ichiro Hatakeyama, Kazunori Miyoshi, and Kazuhiko Kurata Optical Interconnection NEC Laboratory, RWCP Tomohiro Kudoh, and Hiroaki
INTERNATIONAL STANDARD
INTERNATIONAL STANDARD ISO/IEC 11518-10 First edition 2001-03 Information technology High-performance parallel interface Part 10: 6 400 Mbit/s Physical Layer (HIPPI-6400-PH) Reference number ISO/IEC 11518-10:2001(E)
Dynamic Packet Fragmentation for Increased Virtual Channel Utilization in On-Chip Routers
Dynamic Packet Fragmentation for Increased Virtual Channel Utilization in On-Chip Routers Young Hoon Kang, Taek-Jun Kwon, and Jeff Draper {youngkan, tjkwon, draper}@isi.edu University of Southern California
Intel Thunderbolt. James Coddington Ed Mackowiak
Intel Thunderbolt James Coddington Ed Mackowiak Thunderbolt Basics PCI Express and DisplayPort through a single connection made available to external devices. Thunderbolt Basics Developed by Intel and
Basic Low Level Concepts
Course Outline Basic Low Level Concepts Case Studies Operation through multiple switches: Topologies & Routing v Direct, indirect, regular, irregular Formal models and analysis for deadlock and livelock
Module 17: "Interconnection Networks" Lecture 37: "Introduction to Routers" Interconnection Networks. Fundamentals. Latency and bandwidth
Interconnection Networks Fundamentals Latency and bandwidth Router architecture Coherence protocol and routing [From Chapter 10 of Culler, Singh, Gupta] file:///e /parallel_com_arch/lecture37/37_1.htm[6/13/2012
Flow Control can be viewed as a problem of
NOC Flow Control 1 Flow Control Flow Control determines how the resources of a network, such as channel bandwidth and buffer capacity are allocated to packets traversing a network Goal is to use resources
InfiniBand SDR, DDR, and QDR Technology Guide
White Paper InfiniBand SDR, DDR, and QDR Technology Guide The InfiniBand standard supports single, double, and quadruple data rate that enables an InfiniBand link to transmit more data. This paper discusses
FUJITSU COMPONENT LIMITED
FUJITSU COMPONENT LIMITED o-microgigacn 4-Channel Optical Transceiver Part Number of Module: FPD-10*R008-0E Figure 1: Over view Description Newly developed optical transceiver, FUJITSU COMPONENT s o-microgigacn
Trends in Digital Interfaces for High-Speed ADCs
Trends in Digital Interfaces for High-Speed ADCs Robbie Shergill National Semiconductor Corp. INTRODUCTION The analog-to-digital converter is a critical component in many of the most demanding applications
SpaceWire-RT. SpaceWire-RT Status SpaceWire-RT IP Core ASIC Feasibility SpaceWire-RT Copper Line Transceivers
SpaceWire-RT SpaceWire-RT Status SpaceWire-RT IP Core ASIC Feasibility SpaceWire-RT Copper Line Transceivers 1 Overview of SpaceWire-RT Project Aims The SpaceWire-RT research programme aims to: Conceive
Responsive Processor for Parallel/Distributed Real-Time Control
Responsive Processor for Parallel/Distributed Real-Time Control Nobuyuki Yamasaki Keio University / Electrotechnical Laboratory E-mail: yamasaki@{ics.keio.ac.jp, etl.go.jp} http://www.ny.ics.keio.ac.jp
NoC Test-Chip Project: Working Document
NoC Test-Chip Project: Working Document Michele Petracca, Omar Ahmad, Young Jin Yoon, Frank Zovko, Luca Carloni and Kenneth Shepard I. INTRODUCTION This document describes the low-power high-performance
Application of Zero Delay Buffers in Switched Ethernet
3 Application Note15 Application of Zero Delay Buffers in Switched Ethernet By Cameron Katrai Abstract With the best and tightest characteristics of any PLL driver, Pericom s collection of Zero Delay Clock
Joint ITU-T/IEEE Workshop on Carrier-class Ethernet
Joint ITU-T/IEEE Workshop on Carrier-class Ethernet Proposed 100GE PCS and Electrical Interface Gary Nicholl, Senior Technical Leader Cisco Systems 1 Outline The following slides present a proposal for
Lecture 26: Interconnects. James C. Hoe Department of ECE Carnegie Mellon University
18 447 Lecture 26: Interconnects James C. Hoe Department of ECE Carnegie Mellon University 18 447 S18 L26 S1, James C. Hoe, CMU/ECE/CALCM, 2018 Housekeeping Your goal today get an overview of parallel
fleximac A MICROSEQUENCER FOR FLEXIBLE PROTOCOL PROCESSING
fleximac A MICROSEQUENCER FOR FLEXIBLE PROTOCOL PROCESSING A Lattice Semiconductor White Paper February 2006 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503)
Hybrid On-chip Data Networks. Gilbert Hendry Keren Bergman. Lightwave Research Lab. Columbia University
Hybrid On-chip Data Networks Gilbert Hendry Keren Bergman Lightwave Research Lab Columbia University Chip-Scale Interconnection Networks Chip multi-processors create need for high performance interconnects
1 Copyright 2013 Oracle and/or its affiliates. All rights reserved.
1 Copyright 2013 Oracle and/or its affiliates. All rights reserved. Bixby: the Scalability and Coherence Directory ASIC in Oracle's Highly Scalable Enterprise Systems Thomas Wicki and Jürgen Schulz Senior
PCI to SH-3 AN Hitachi SH3 to PCI bus
PCI to SH-3 AN Hitachi SH3 to PCI bus Version 1.0 Application Note FEATURES GENERAL DESCRIPTION Complete Application Note for designing a PCI adapter or embedded system based on the Hitachi SH-3 including:
Part IV: 3D WiNoC Architectures
Wireless NoC as Interconnection Backbone for Multicore Chips: Promises, Challenges, and Recent Developments Part IV: 3D WiNoC Architectures Hiroki Matsutani Keio University, Japan 1 Outline: 3D WiNoC Architectures
A HT3 Platform for Rapid Prototyping and High Performance Reconfigurable Computing
A HT3 Platform for Rapid Prototyping and High Performance Reconfigurable Computing Second International Workshop on HyperTransport Research and Application (WHTRA 2011) University of Heidelberg Computer
SPACEFIBRE. Session: SpaceWire Standardisation. Long Paper.
SPACEFIBRE Session: SpaceWire Standardisation Long Paper Steve Parkes 1, Chris McClements 1, Martin Suess 2 1 School of Computing, University of Dundee, Dundee, DD1 4HN, Scotland, U.K. E-mail: sparkes@computing.dundee.ac.uk
Network on Chip Architecture: An Overview
Network on Chip Architecture: An Overview Md Shahriar Shamim & Naseef Mansoor 12/5/2014 1 Overview Introduction Multi core chip Challenges Network on Chip Architecture Regular Topology Irregular Topology
XS1 Link Performance and Design Guidelines
XS1 Link Performance and Design Guidelines IN THIS DOCUMENT Inter-Symbol Delay Data Rates Link Resources Booting over XMOS links XS1 System Topologies Layout Guidelines Deployment Scenarios EMI This document
100GE and 40GE PCS Proposal
100GE and 0GE PCS Proposal Mark Gustlin, Gary Nicholl, Oded Trainin IEEE HSSG September 2007 Supporters Pete Anslow - Nortel Med Belhadj Cortina Brad Booth AMCC Frank Chang - Vitesse Chris Cole Finisar
Optimal Management of System Clock Networks
Optimal Management of System Networks 2002 Introduction System Management Is More Challenging No Longer One Synchronous per System or Card Must Design Source-Synchronous or CDR Interfaces with Multiple
Interconnection Structures. Patrick Happ Raul Queiroz Feitosa
Interconnection Structures Patrick Happ Raul Queiroz Feitosa Objective To present key issues that affect interconnection design. Interconnection Structures 2 Outline Introduction Computer Busses Bus Types
Ethernet Technologies
Ethernet Technologies CCNA 1 v3 Module 7 NESCOT CATC 1 10 Mbps Ethernet Legacy Ethernet means: 10BASE5 10BASE2 10BASE-T Common features are: frame format timing parameters transmission process basic design
VCSEL-based solderable optical modules
4th Symposium on Optical Interconnect for Data Centres VCSEL-based solderable optical modules Hideyuki Nasu FITEL Products Division Furukawa Electric Co., Ltd. H. Nasu/ FITEL Products Division, Furukawa
Lecture 12: Interconnection Networks. Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E)
Lecture 12: Interconnection Networks Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E) 1 Topologies Internet topologies are not very regular they grew
December 2002, ver. 1.1 Application Note For more information on the CDR mode of the HSDI block, refer to AN 130: CDR in Mercury Devices.
Using HSDI in Source- Synchronous Mode in Mercury Devices December 2002, ver. 1.1 Application Note 159 Introduction High-speed serial data transmission has gained increasing popularity in the data communications
Ting Wu, Chi-Ying Tsui, Mounir Hamdi Hong Kong University of Science & Technology Hong Kong SAR, China
CMOS Crossbar Ting Wu, Chi-Ying Tsui, Mounir Hamdi Hong Kong University of Science & Technology Hong Kong SAR, China OUTLINE Motivations Problems of Designing Large Crossbar Our Approach - Pipelined MUX
DesignCon SerDes Architectures and Applications. Dave Lewis, National Semiconductor Corporation
DesignCon 2004 SerDes Architectures and Applications Dave Lewis, National Semiconductor Corporation Abstract When most system designers look at serializer/deserializer (SerDes) devices, they often compare
10Gb Ethernet PCS Core
July 2002 Features Complete 10Gb Ethernet Physical Coding Sublayer (PCS) Solution Based on the ORCA 10 Gbits/s Line Interface (ORLI10G) FPSC, Enabling Flexible10GbE LAN/WAN Application Solutions. IP Targeted
Peripheral Component Interconnect - Express
PCIe Peripheral Component Interconnect - Express Preceded by PCI and PCI-X But completely different physically Logical configuration separate from the physical configuration Logical configuration is backward
White Paper. ORSPI4 Field-Programmable System-on-a-Chip Solves Design Challenges for 10 Gbps Line Cards
White Paper ORSPI4 Field-Programmable System-on-a-Chip Solves Design Challenges for 10 Gbps Line Cards Sidhartha Mohanty and Fred Koons Lattice Semiconductor Corporation October 2003 Bringing the Best
Communication has significant impact on application performance. Interconnection networks therefore have a vital role in cluster systems.
Cluster Networks Introduction Communication has significant impact on application performance. Interconnection networks therefore have a vital role in cluster systems. As usual, the driver is performance
Network Media and Layer 1 Functionality
Network Media and Layer 1 Functionality BSAD 146 Dave Novak Dean, Chapter 3, pp 93-124 Objectives Introduction to transmission media Basic cabling Coaxial Twisted pair Optical fiber Basic wireless (NIC)
The interconnect becomes an increasingly critical system component > Fatter compute nodes > Increasing disparity between local and remote
Multiterabit Switch Fabrics Enabled by Proximity Communication Hans Eberle, Alex Chow, Bill Coates, Jack Cunningham, Robert Drost, Jo Ebergen, Scott Fairbanks, Jon Gainsley, Nils Gura, Ron Ho, David Hopkins,
250 Mbps Transceiver in LC FB2M5LVR
250 Mbps Transceiver in LC FB2M5LVR DATA SHEET 650 nm 250 Mbps Fiber Optic Transceiver with LC Termination LVDS I/O IEC 61754-20 Compliant FEATURES LC click lock mechanism for confident connections Compatible
3D WiNoC Architectures
Interconnect Enhances Architecture: Evolution of Wireless NoC from Planar to 3D 3D WiNoC Architectures Hiroki Matsutani Keio University, Japan Sep 18th, 2014 Hiroki Matsutani, "3D WiNoC Architectures",
Design of a Multigigabit Optical Network Interface Card
636 IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, VOL. 9, NO. 2, MARCH/APRIL 2003 Design of a Multigigabit Optical Network Interface Card Premanand Chandramani, Student Member, IEEE, Ping Gui,
Computer buses and interfaces
FYS3240-4240 Data acquisition & control Computer buses and interfaces Spring 2018 Lecture #7 Reading: RWI Ch7 and page 559 Bekkeng 14.02.2018 Abbreviations B = byte b = bit M = mega G = giga = 10 9 k =
6.9. Communicating to the Outside World: Cluster Networking
6.9 Communicating to the Outside World: Cluster Networking This online section describes the networking hardware and software used to connect the nodes of cluster together. As there are whole books and
Lecture 13: Interconnection Networks. Topics: lots of background, recent innovations for power and performance
Lecture 13: Interconnection Networks Topics: lots of background, recent innovations for power and performance 1 Interconnection Networks Recall: fully connected network, arrays/rings, meshes/tori, trees,
Achieving UFS Host Throughput For System Performance
Achieving UFS Host Throughput For System Performance Yifei-Liu CAE Manager, Synopsys Mobile Forum 2013 Copyright 2013 Synopsys Agenda UFS Throughput Considerations to Meet Performance Objectives UFS Host
100 Gbit/s Computer Optical Interconnect
100 Gbit/s Computer Optical Interconnect Ivan Glesk, Robert J. Runser, Kung-Li Deng, and Paul R. Prucnal Department of Electrical Engineering, Princeton University, Princeton, NJ08544 glesk@ee.princeton.edu
A Single Chip Shared Memory Switch with Twelve 10Gb Ethernet Ports
A Single Chip Shared Memory Switch with Twelve 10Gb Ethernet Ports Takeshi Shimizu, Yukihiro Nakagawa, Sridhar Pathi, Yasushi Umezawa, Takashi Miyoshi, Yoichi Koyanagi, Takeshi Horie, Akira Hattori Hot
Low Latency Communication on DIMMnet-1 Network Interface Plugged into a DIMM Slot
Low Latency Communication on DIMMnet-1 Network Interface Plugged into a DIMM Slot Noboru Tanabe Toshiba Corporation noboru.tanabe@toshiba.co.jp Hideki Imashiro Hitachi Information Technology Co., Ltd.
SpaceWire Technologies deliver multi-gigabit data rates for on-board Spacecraft. SpaceTech Expo Gregor Cranston Business Development Manager
SpaceWire Technologies deliver multi-gigabit data rates for on-board Spacecraft SpaceTech Expo 2013 Gregor Cranston Business Development Manager 1 Introducing SpaceFibre A very high-speed serial data-link
InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx
Data Sheet PN: General Description WaveSplitter s Quad Small Form-Factor Pluggable Plus (QSFP+) active optical cables (AOC) are highperformance active optical cable with bi-directional signal transmission
Lecture: Interconnection Networks
Lecture: Interconnection Networks Topics: Router microarchitecture, topologies Final exam next Tuesday: same rules as the first midterm 1 Packets/Flits A message is broken into multiple packets (each packet
Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses
Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 1 Most of the integrated I/O subsystems are connected to the
Physical and Data Link layers
Physical and Data Link layers Youki Kadobayashi Graduate School of Science Nara Institute of Science and Technology Physical Layer All rights reserved. 2 Types of transmission medium! Cables Optical fiber
A (Very Hand-Wavy) Introduction to. PCI-Express. Jonathan Heathcote
A (Very Hand-Wavy) Introduction to PCI-Express Jonathan Heathcote Motivation Six Week Project Before PhD Starts: SpiNNaker Ethernet I/O is Sloooooow How Do You Get Things In/Out of SpiNNaker, Fast? Build
Quality-of-Service for a High-Radix Switch
Quality-of-Service for a High-Radix Switch Nilmini Abeyratne, Supreet Jeloka, Yiping Kang, David Blaauw, Ronald G. Dreslinski, Reetuparna Das, and Trevor Mudge University of Michigan 51 st DAC 06/05/2014
Multi-level Fault Tolerance in 2D and 3D Networks-on-Chip
Multi-level Fault Tolerance in 2D and 3D Networks-on-Chip Claudia usu Vladimir Pasca Lorena Anghel TIMA Laboratory Grenoble, France Outline Introduction Link Level outing Level Application Level Conclusions
An FPGA-Based Optical IOH Architecture for Embedded System
An FPGA-Based Optical IOH Architecture for Embedded System Saravana.S Assistant Professor, Bharath University, Chennai 600073, India Abstract Data traffic has tremendously increased and is still increasing
Lecture: Interconnection Networks. Topics: TM wrap-up, routing, deadlock, flow control, virtual channels
Lecture: Interconnection Networks Topics: TM wrap-up, routing, deadlock, flow control, virtual channels 1 TM wrap-up Eager versioning: create a log of old values Handling problematic situations with a
Lecture 7: Flow Control - I
ECE 8823 A / CS 8803 - ICN Interconnection Networks Spring 2017 http://tusharkrishna.ece.gatech.edu/teaching/icn_s17/ Lecture 7: Flow Control - I Tushar Krishna Assistant Professor School of Electrical
Lecture 16: On-Chip Networks. Topics: Cache networks, NoC basics
Lecture 16: On-Chip Networks Topics: Cache networks, NoC basics 1 Traditional Networks Huh et al. ICS 05, Beckmann MICRO 04 Example designs for contiguous L2 cache regions 2 Explorations for Optimality
RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters
RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters Nicolas Chevillot (LAPP/CNRS-IN2P3) on behalf of the ATLAS Liquid Argon Calorimeter Group 1 Plan Context Front-end
Produto: 1.25Gbps SFP Optical Transceiver, 550m Reach, with DDM Modelo: V7-SFP-0301D Documentação: Técnica/Datasheet
Produto: 1.25Gbps SFP Optical Transceiver, 550m Reach, with DDM Modelo: V7-SFP-0301D Documentação: Técnica/Datasheet Features Data-rate of 1.25Gbps operation 850nm VCSEL laser and PIN photodetector Compliant
Ultra-Low Latency, Bit-Parallel Message Exchange in Optical Packet Switched Interconnection Networks
Ultra-Low Latency, Bit-Parallel Message Exchange in Optical Packet Switched Interconnection Networks O. Liboiron-Ladouceur 1, C. Gray 2, D. Keezer 2 and K. Bergman 1 1 Department of Electrical Engineering,
BES-III off-detector readout electronics for the GEM detector: an update
BES-III off-detector readout electronics for the GEM detector: an update The CGEM off-detector collaboration ( INFN/Univ. FE, INFN LNF, Univ. Uppsala ) 1 Outline Reminder Update on development status Off-detector
SpaceWire-RT Update. EU FP7 Project Russian and European Partners. SUAI, SubMicron, ELVEES University of Dundee, Astrium GmbH
SpaceWire-RT Update EU FP7 Project Russian and European Partners SUAI, SubMicron, ELVEES University of Dundee, Astrium GmbH 1 Contents SpaceWire-RT project SpaceWire-RT protocols Oversampled SpaceFibre
Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture
1 Physical Implementation of the DSPI etwork-on-chip in the FAUST Architecture Ivan Miro-Panades 1,2,3, Fabien Clermidy 3, Pascal Vivet 3, Alain Greiner 1 1 The University of Pierre et Marie Curie, Paris,
FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC)
FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC) D.Udhayasheela, pg student [Communication system],dept.ofece,,as-salam engineering and technology, N.MageshwariAssistant Professor
Natalie Enright Jerger, Jason Anderson, University of Toronto November 5, 2010
Next Generation FPGA Research Natalie Enright Jerger, Jason Anderson, and Ali Sheikholeslami l i University of Toronto November 5, 2010 Outline Part (I): Next Generation FPGA Architectures Asynchronous
HSE OTN Support. Qiwen Zhong Qiuyou Wu WB Jiang Huawei Technologies. IEEE 802.3ba Task Force, March HUAWEI TECHNOLOGIES Co., Ltd.
HSE Support Qiwen Zhong Qiuyou Wu WB Jiang Huawei Technologies Content Page 2 Bit transparency requirement Skew accumulation issue Lane independent transport & 2x skew tolerance Page 3 Transparency Requirement
Common PMD Interface Hari
Common PMD Interface Hari HSSG November, 1999 Kauai, HI jonathan@picolight.com Nov 8, 1999 Page 1 Agenda Introduction Background Assumptions Chief Issues Guiding Decisions Interface cription High Speed
FPGA BASED ADAPTIVE RESOURCE EFFICIENT ERROR CONTROL METHODOLOGY FOR NETWORK ON CHIP
FPGA BASED ADAPTIVE RESOURCE EFFICIENT ERROR CONTROL METHODOLOGY FOR NETWORK ON CHIP 1 M.DEIVAKANI, 2 D.SHANTHI 1 Associate Professor, Department of Electronics and Communication Engineering PSNA College
Brief Background in Fiber Optics
The Future of Photonics in Upcoming Processors ECE 4750 Fall 08 Brief Background in Fiber Optics Light can travel down an optical fiber if it is completely confined Determined by Snells Law Various modes
Optical Data Interface ODI-1 Physical Layer Preliminary Specification. Revision Date
Optical Data Interface O-1 Physical Layer Preliminary Specification Revision Date 171002 2 O 3-part Specification O-2.1: High-Speed Formats 8 to 16 bit data formats Packing Methods Optimized for SDR &
Lecture 3: Flow-Control
High-Performance On-Chip Interconnects for Emerging SoCs http://tusharkrishna.ece.gatech.edu/teaching/nocs_acaces17/ ACACES Summer School 2017 Lecture 3: Flow-Control Tushar Krishna Assistant Professor
SERIAL MULTI-PROTOCOL TRANSMISSION WITH THE LatticeSC FPGA
SERIAL MULTI-PROTOCOL TRANSMISSION WITH THE LatticeSC FPGA February 2006 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Serial
GIGALIGHT CXP-CXP Active Optical Cable GCX-DO151G-XXXC
GIGALIGHT CXP-CXP Active Optical Cable GCX-DO151G-XXXC Features Full duplex 12 channel 850nm parallel active optical cable Transmission data rate up to 12.5Gbit/s per channel Hot pluggable electrical interface
2. THE PCI EXPRESS BUS
1 2. THE PCI EXPRESS BUS This laboratory work presents the serial variant of the PCI bus, referred to as PCI Express. After an overview of the PCI Express bus, details about its architecture are presented,
Interconnection Networks: Flow Control. Prof. Natalie Enright Jerger
Interconnection Networks: Flow Control Prof. Natalie Enright Jerger Switching/Flow Control Overview Topology: determines connectivity of network Routing: determines paths through network Flow Control:
10 Gigabit XGXS/XAUI PCS Core. 1 Introduction. Product Brief Version April 2005
1 Introduction Initially, network managers use 10 Gigabit Ethernet to provide high-speed, local backbone interconnection between large-capacity switches. 10 Gigabit Ethernet enables Internet Service Providers
Safe City Transmission Solution
Safe City Transmission Solution Trends and Challenges To deal with increasingly complicated security situations, governments continue to increase investment in public security to build an intelligent security
EE 382C Final Project Presentation. Ted Jiang Curt Harting 5/24/11
EE 382C Final Project Presentation Ted Jiang Curt Harting 5/24/11 Overview Dragonfly Network 15 End Points Overview 22 s per Group 330 Endpoints per Group 15 End Points Overview 331 Groups 109230 Endpoints
Dominique Gigi CMS/DAQ. Siena 4th October 2006
. CMS/DAQ overview. Environment. FRL-Slink (Front-End Readout Link) - Boards - Features - Protocol with NIC & results - Production.FMM (Fast Monitoring Module) -Requirements -Implementation -Features -Production.Conclusions
Networks: Routing, Deadlock, Flow Control, Switch Design, Case Studies. Admin
Networks: Routing, Deadlock, Flow Control, Switch Design, Case Studies Alvin R. Lebeck CPS 220 Admin Homework #5 Due Dec 3 Projects Final (yes it will be cumulative) CPS 220 2 1 Review: Terms Network characterized
Barcelona: a Fibre Channel Switch SoC for Enterprise SANs Nital P. Patwa Hardware Engineering Manager/Technical Leader
Barcelona: a Fibre Channel Switch SoC for Enterprise SANs Nital P. Patwa Hardware Engineering Manager/Technical Leader 1 Agenda Introduction to Fibre Channel Switching in Enterprise SANs Barcelona Switch-On-a-Chip
BlueGene/L. Computer Science, University of Warwick. Source: IBM
BlueGene/L Source: IBM 1 BlueGene/L networking BlueGene system employs various network types. Central is the torus interconnection network: 3D torus with wrap-around. Each node connects to six neighbours
Networks-on-Chip Router: Configuration and Implementation
Networks-on-Chip : Configuration and Implementation Wen-Chung Tsai, Kuo-Chih Chu * 2 1 Department of Information and Communication Engineering, Chaoyang University of Technology, Taichung 413, Taiwan,
Index 283. F Fault model, 121 FDMA. See Frequency-division multipleaccess
Index A Active buffer window (ABW), 34 35, 37, 39, 40 Adaptive data compression, 151 172 Adaptive routing, 26, 100, 114, 116 119, 121 123, 126 128, 135 137, 139, 144, 146, 158 Adaptive voltage scaling,
WAN-compatible 10 Gigabit Ethernet Tutorial. Opticon Burlingame, CA July 31, 2000
WAN-compatible 10 Gigabit Ethernet Tutorial Opticon 2000 Burlingame, CA July 31, 2000 Carrier and Service Provider Applications Location A 10GbE Metro Metropolitan Optical Networks Dark Fiber Interconnect
Ultrafast photonic packet switching with optical control
Ultrafast photonic packet switching with optical control Ivan Glesk, Koo I. Kang, and Paul R. Prucnal Department of Electrical Engineering, Princeton University, Princeton, NJ 8544 glesk@ee.princeton.edu
ECE/CS 757: Advanced Computer Architecture II Interconnects
ECE/CS 757: Advanced Computer Architecture II Interconnects Instructor:Mikko H Lipasti Spring 2017 University of Wisconsin-Madison Lecture notes created by Natalie Enright Jerger Lecture Outline Introduction
250 Mbps Transceiver in OptoLock IDL300T XXX
NOT RECOMMENDED FOR NEW DESIGNS * For new designs please see part numbers: FB2M5KVR (2.2 mm POF), FB2M5BVR (1.5 mm POF) 250 Mbps Transceiver in OptoLock IDL300T XXX 650 nm 250 Mbps Fiber Optic Transceiver
Field Program mable Gate Arrays
Field Program mable Gate Arrays M andakini Patil E H E P g r o u p D H E P T I F R SERC school NISER, Bhubaneshwar Nov 7-27 2017 Outline Digital electronics Short history of programmable logic devices
SONA: An On-Chip Network for Scalable Interconnection of AMBA-Based IPs*
SONA: An On-Chip Network for Scalable Interconnection of AMBA-Based IPs* Eui Bong Jung 1, Han Wook Cho 1, Neungsoo Park 2, and Yong Ho Song 1 1 College of Information and Communications, Hanyang University,
Xmultiple Page 1 XQSFP-AOC40G-XX. QSFP Active Optical Cable. Features. Applications
QSFP Active Optical Cable XQSFP-AOC40G-XX Features Full duplex 4 channel 850nm parallel active optical cable Transmission data rate up to 10.3Gbit/s per channel SFF-8436 QSFP+ compliant Hot pluggable electrical
Topologies. Maurizio Palesi. Maurizio Palesi 1
Topologies Maurizio Palesi Maurizio Palesi 1 Network Topology Static arrangement of channels and nodes in an interconnection network The roads over which packets travel Topology chosen based on cost and
Lecture 24: Interconnection Networks. Topics: topologies, routing, deadlocks, flow control
Lecture 24: Interconnection Networks Topics: topologies, routing, deadlocks, flow control 1 Topology Examples Grid Torus Hypercube Criteria Bus Ring 2Dtorus 6-cube Fully connected Performance Bisection
Overview. Performance metrics - Section 1.5 Direct link networks Hardware building blocks - Section 2.1 Encoding - Section 2.2 Framing - Section 2.
Overview Performance metrics - Section 1.5 Direct link networks Hardware building blocks - Section 2.1 Encoding - Section 2.2 Framing - Section 2.3 Performance Metrics Bandwidth Amount of data that can