Improved FEC: Improving The Efficiency of Forward Error Correction Coding In Reducing The Network Packet Loss

Size: px
Start display at page:

Download "Improved FEC: Improving The Efficiency of Forward Error Correction Coding In Reducing The Network Packet Loss"

Transcription

1 Improved FEC: Improvig The Efficiecy of Forward Error Correctio Codig I Reducig The Network Packet Loss Kaakam Siva Ram Prasad 1, M.V.S.S Nagedraadh 2, M.Satya Sriivas 3 M.Tech Studet, Computer Sciece ad Egieerig, Sasi Istitute Of Techology ad Egieerig, Tadepalligudem, Adhra Pradesh, Idia 1 Head Of Departmet, Departmet Of CSE, Sasi Istitute Of Techology ad Egieerig, Tadepalligudem, Adhra Pradesh, Idia 2 Asst. Prof.,, Departmet Of CSE, Sasi Istitute Of Techology ad Egieerig, Tadepalligudem, Adhra Pradesh, Idia 3 Abstract I this paper we explores a method for measurig the performace of FEC codig combiig with iterleavig i reducig the packet loss i IP etworks. I order to evaluate the performace of FEC data ca be trasfer from the source to destiatio ad creates the packet loss volutarily, at the destiatio the lost packets ca recovered usig FEC decoder. The performace of the FEC codig ca be measured usig a aalytical method stated i this paper. Here we use the sigle multiplexer etwork model for trasmissio of the data from multiple sources to destiatios. I this a uified approach provides a itegrated framework for explorig the compromises betwee the various key parameters i.e. chael codig rates, iterleavig depths, block legths. It provides the selectio of various optimal codig strategies with various QOS requiremets ad system costraits. Idex Terms- FEC Codig, iterleavig, packet loss rates, multiplexer etwork model, multi sessio ad sigle sessio. 1. INTRODUCTION The packet trasport service provided by represetative packet-switched etworks, icludig IP etworks, is ot reliable ad the quality-of-service (QoS) caot be guarateed. The Packets may be lost o their route, Switchig odes requires more processig power as the packet switchig protocols are more complex, Switchig odes for packet switchig require large amout of RAM to hadle large quatities of packets, A sigificat data trasmissio delay occurs - Use of store ad forward method causes a sigificat data trasmissio. Fig1: Packet switched etworks (datagram) Packets may be discarded due to excessive bit errors ad failure to pass the cyclic redudacy check (CRC) at the lik layer, or be discarded by etwork cotrol mechaisms as a respose to cogestio somewhere i the etwork. Forward error correctio (FEC) codig has ofte bee proposed for ed-to-ed recovery from such packet losses. FEC ca be defied as A class of methods for cotrollig errors i a oe-way commuicatio system. FEC seds extraiformatio alog with the data, which ca be used by the re Copyright to IJARCCE

2 ceiver to check ad correct the data. Codes that iclude the umodified iput i the output are systematic, while those that do ot are osystematic. A ovel techique based o forward error correctio (FEC) has bee proposed that allows the destiatio to recostruct missig data packets by usig redudat parity packets that the source adds to each block of data packets. Example: a aalog to digital coverter that samples three bits of sigal stregth data for every bit of trasmitted data. If the three samples are mostly all zero, the trasmitted bit was probably a zero, ad if three samples are mostly all oe, the trasmitted bit was probably a oe. The simplest example of error correctio is for the receiver to assume the correct output is give by the most frequetly occurrig value i each group of three. Triplet received _00 0 0_0 0 00_ _0_ _11 1 1_1 1 11_ _1_ Iterpreted as This allows a error i ay oe of the three samples to be corrected by "democratic votig". This is a highly iefficiet FEC. I practice FEC codes typically examie the last several doze, or eve the last several hudred, previously received bits to determie how to decode the curret small hadful of bits Such triple modular redudacy, the simplest form of forward error correctio, is widely used. FEC works by addig check bits to the outgoig data stream. Addig more check bits reduces the amout of available badwidth, but also eables the receiver to correct for more errors.the mai advatage of the FEC is reduces the retrasmissio of the lost packet. Forward Error Correctio is particularly well suited for satellite trasmissios, where badwidth is reasoable but latecy is sigificat. The use of FEC i applicatios provides a double-edged sword. From a ed user s perspective, FEC ca help recover the lost packets i a timely fashio through the use of redudat packets, ad geerally addig more redudacy ca be expected to improve performace provided this added redudacy does ot adversely affect the etwork packet loss characteristics. O the other had, from the etwork s perspective, the widespread use of FEC schemes by ed odes will icrease the raw packet-loss rate i a etwork because of the additioal loads resultig from trasmissio of redudat packets. Therefore, i order to optimize the ed-to-ed performace, the appropriate trade-off, i terms of the amout of redudacy added, ad its effect o etwork packet-loss processes, eeds to be ivestigated uder specific ad realistic modellig assumptios. Types of FEC: The two mai categories of FEC are block codig ad covolutioal codig.1) Covolutioal codes work o bit or symbol streams of arbitrary legth. This code ca be tured ito a block code, if desired. Covolutioal codes are most ofte decoded with the Viterbi algorithm, though other algorithms are sometimes used. 2) Block codes work o fixed-size blocks (packets) of bits or symbols of predetermied size. There are may types of block codes, but the most otable is Reed-Solomo codig because of its widespread use o the Compact disc, the DVD, ad i computer hard drives. Block ad covolutioal codes are frequetly combied i cocateated codig schemes i which the covolutioal code does most of the work ad the block code (usually Reed-Solomo "mops up" ay errors made by the covolutioal decoder. Advatages: EDAC has a umber of advatages for the desig of high reliability digital systems: 1) Forward Error Correctio (FEC) eables a system to achieve a high degree of data reliability, eve with the presece of oise i the commuicatios chael. Data Copyright to IJARCCE

3 itegrity is a importat issue i most digital commuicatios systems ad i all mass storage systems. 2) I systems where improvemet usig ay other meas (such as icreased trasmit power or compoets that geerate less oise) is very costly or impractical, FEC ca offer sigificat error cotrol ad performace gais. 3) I systems with satisfactory data itegrity, desigers may be able to implemet FEC to reduce the costs of the system without affectig the existig performace. This is accomplished by degradig the performace of the most costly or sesitive elemet i the system, ad the regaiig the lost performace with the applicatio of FEC. I geeral, for digital commuicatio ad storage systems where data itegrity is a desig criterio, FEC eeds to be a importat elemet i the trade-off study for the system desig. The itroductio of the Per FEC lie of FEC ecoders ad decoders makes powerful FEC implemetatio a realistic goal for most digital commuicatio ad storage systems. More tha ever before, FEC is available for a wide rage of applicatios. Most telecommuicatio systems used a fixed chael code desiged to tolerate the expected worst-case bit error rate, ad the fail to work at all if the bit error rate is ever worse. However, some systems adapt to the give chael error coditios: hybrid automatic repeat-request uses a fixed FEQ method as log as the FEQ ca hadle the error rate, the switches to ARQ whe the error rate gets too high; adaptive modulatio ad codig uses a variety of FEQ rates, addig more error-correctio bits per packet whe there are higher error rates i the chael, or takig them out whe they are ot eeded. Averagig oise: To reduce the errors FEC could be said to work by "averagig oise"; sice each data bit affects may trasmitted symbols, the corruptio of some symbols by oise usually allows the origial user data to be extracted from the other, ucorrupted received symbols that also deped o the same user data. Because of this "risk-poolig" effect, digital commuicatio systems that use FEC ted to work perfectly above a certai miimum sigal-to-oise ratio ad ot at all below it. This all-or-othig tedecy becomes more proouced as stroger codes are used that more closely approach the theoretical limit imposed by the Shao limit. Iterleavig FEC coded data ca reduce the all or othig properties of trasmitted FEC codes. However, this method has limits. It is best used o arrowbad data. This explores a framework for usig Forward Error Correctio (FEC) codes with applicatios i public ad private IP etworks to provide protectio agaist packet loss. The framework supports applyig FEC to arbitrary packet flows over ureliable trasport ad is primarily iteded for real-time, or streamig, media. This framework ca be used to defie Cotet Delivery Protocols that provide FEC for streamig media delivery or other packet flows. Cotet Delivery Protocols defied usig this framework ca support ay FEC scheme (ad associated FEC codes) that is compliat with various requiremets defied i this documet. Thus, Cotet Delivery Protocols ca be defied that are ot specific to a particular FEC scheme, ad FEC schemes ca be defied those are ot specific to a particular Cotet Delivery Protocol. Iterleavig: Iterleavig i computer sciece is a way to arrage data i a o-cotiguous way i order to icrease performace. It is used i: Time-divisio multiplexig (TDM) i telecommuicatios, Computer memory ad Disk storage. Iterleavig is maily used i data commuicatio, multimedia file formats, radio trasmissio (for example i satellites) or by ADSL. The term multiplexig is sometimes used to refer to the iterleavig of digital sigal data. Iterleavig was used i orderig block storage o diskbased storage devices such as the floppy disk ad the hard disk. The primary purpose of iterleavig was to adjust the timig differeces betwee whe the computer was ready to trasfer data, ad whe that data was actually arrivig at the drive head to be read. Iterleavig was very commo prior to the 1990s, but faded from use as processig speeds icreased. Moder disk storage is ot iterleaved. A method for makig data retrieval more efficiet by rearragig or reumberig the sectors o a hard disk or by splittig a computer's mai memory ito sectios so that the sectors or sectios ca be read i alteratig cycles. i.e. Iiterleavig was used to arrage the sectors i the most efficiet maer possible, so that after readig a sector, time would be permitted for processig, ad the the ext sector i sequece is ready to be read just as the computer is ready to do so. Matchig the sector iterleave to the processig Copyright to IJARCCE

4 speed therefore accelerates the data trasfer, but a icorrect iterleave ca make the system perform markedly slower. Here we explores a brief study of the overall effectiveess of packet-level FEC codig, employig iterlaced Reed- Solomo codes, i combatig etwork packet losses ad provide a iformatio- theoretic methodology for determiig the optimum compromise betwee ed-to-ed performace ad the associated icrease i raw packet-loss rates usig a realistic model-based aalytic approach. Ituitively, for a give choice of block legth we expect that there is a optimum choice of redudacy, or chael codig rate, sice a rate too high (low redudacy) is simply ot powerful eough to effectively recover packet losses while a rate too low (high redudacy) results i excessive raw packet losses due to the icreased overhead which overwhelms the packet recovery capabilities of the FEC code 1. Sigle Source Model Sigle multiplexer model- The performace of the etwork is limited by a sigle bottleeck ode, the etwork ca ofte be modelled i terms of the sigle multiplexer. The sigle multiplexer is queuig system which cosist of three parts oe is the arrival process of the packets from N differet sources S i at arrival rate i, secod buffer that to hold up to the k packets ad last oe is a output lik with averagig packet service rate, assume that packet service times are idepedet ad idetically Distributed (i.i.d) with a expoetial distributio ad average packet service time T=1/, the ormalized load to system is /. The packet arrives to the sigle multiplexer from sigle source or multiple sources. The sigle source correspods to the per-flow cotrol from the traffic (assigs fixed badwidth). Whereas multiple source havig o per-flow cotrol is applied. Here the packet shares the badwidth of the output ad buffer. Fig. 2 sigle multiplexer etwork model Source Model- Assume that the packet arrival process for each source S i is reewal process. The packet iterval times are i.i.d with probability desity fuctio a(t). erlag iter arrival time distributio is ( t) a( t) ( h 1)!, t 0 Copyright to IJARCCE h1 e t For erlag distributio, the average arrival rate is i / h whe h=1, a(t) becomes expoetial ad arrival h process is Poisso whe, the variace of a(t) coverges to 0 ad the iterval time becomes determiistic with period 1 / i System model for FEC performace Evaluatio Cosider commuicatio system illustrated i Fig.1 suppose there are N homogeeous ad idepedet data sources sharig the sigle multiplexer ad each source geerates packets with average rate i. The FEC coder for each source applies the Reed Solomo codes. RS(, k) to the packets from the source, which meas for every block of k source iformatio packets it creates additioal -k parity packets to the etwork. The chael codig rates is give by R C = k/. because of this chael rate, the packet arrival rate ito the etwork will icrease i i c. / R The radom variable N p deotes the umber of lost packets withi a block. If Np k, the assume that all the lost packets are recovered by the chael decoder. Assume that p ( deotes the block error distributio, the expected umber of lost packets withi a block is E Np jk 1 j * P( Ad the expected umber of the lost iformatio packets withi a block is E NI ENp *( k / j * P( *( k / jk 1

5 Fially the effect iformatio packet loss rate after chael decodig is PLR eff = E[N I]/k = j * P( / j k1 Fig3. Commuicatio Chael Evaluatio Metric: Packet loss probability or Frame loss probability The frame loss metric is more suitable tha the packet loss probability for evaluatio of FEC performace the frame lost probability FLR eff is give by FLR = P( jk 1 eff ) The differeces betwee residual packet loss probabilities ad frame-loss probabilities with decodig ad without decodig deoted by FLR eff FLR wo respectively. A sigle-multiplexer model for this bottleeck ode is widely used to aalyze the associated queuig-related Packet losses, e.g., losses due to buffer overflows ad excessive delays. Sice the correlatio level of the packetloss process has great impact o the FEC efficacy, this depedece usig the autocorrelatio fuctio of the packetloss process Autocorrelatio fuctio of packet loss processes- For this packet loss process we use the autocorrelatio fuctio to characterize the depedece betwee the packet loss evets over the time, let {Y i } radom sequece represet the packet loss process with 1 deotig the loss ad 0 deotig the receptio if {Y i } is statioary the autocorrelatio fuctio of {Y i } is give as E[( Yi y( l) E[ 1 y)( Yi ( Yi y) y)] Where l is the lag ad y is the expectatio of the sequece {Y i }. The performace of FEC i recoverig etwork packet losses. Redudat parity packets was proposed to recostruct lost data packets ad the correspodig performace evaluatio idicated that residual packet-loss rates ca be reduced up to three orders of magitude. FEC performace with sigle source FEC without Iterleavig - Suppose there is oly oe user for multiplexer the key quatity i evaluatig the residual packet loss rate after FEC decodig is p (, the blockerror distributio for a arbitrary umber of cosecutive packets. Queuig system there are two types of queuig system deoted as M/M/1/K queue: fiite buffer queue with Poisso itervals ad expoetial service times ad extesio of G/M/1/K queue: the fiite buffer with geeral idepedet ad idetically distributed iterval times ad expoetial service times. Fig. 4 state trasitio of arrival-epoch system size Aalysis of Block error Distributio: suppose there is oly oe source sharig multiplexer ad the packet iter arrival times are i.i.d with arbitrary probability desity fuctio a (t), sigle multiplexer ca be modeled as a stadard G/M/1/K queue. Discrete-time marcov chai: let X be the o.of packets i the buffer just before the th packet arrives at the system because the memoryless property of the expoetial service time { X} lets cosider the above figure 4 with state space S={0,1,2, K}. Numerical example: The Fig. 4 shows the effective packet loss rates PLR eff computed accordig to PLR eff = E[N I]/k = j * P( / j k1 With differet codig block size =63,127,255 ad 511 as a fuctio of codig rates R C = k/. havig the Poisso arrivals (h=1), =0.8, k=10. 2 ] Copyright to IJARCCE

6 Compared to Fig. 5 shows that for more determiistic source arrivals a icreased codig rate Rc is required to achieve the optimum performace. Figure demostrate that with iterleavig the performace of FEC codig ca be greatly improved, ad iterleavig with eve larger depth ca achieve icreasigly improved performace. Fig5: effective packet loss rates With differet codig block size =63,127,255 ad 511 as a fuctio of codig rates R C = k/. havig the Poisso arrivals (h=1), =0.8, k=10 The above fig shows the FEC performace with differet umbers of sources multiplexed, where the load from each source is fixed at λi = 0.02 with buffer size K = 10 ad codig block size =63. It shows that, with a icrease i the umber of sources N, the effective packet-loss rates icrease due to the icreased system load. Suppose ow the load from each source is agai λi = 0.02 ad the required effective packet-loss rate is FEC with Block Iterleavig- FEC performace is ofte limited by the bursty ature of typical packet-loss processes, ad block iterleavig techiques are frequetly used to reduce the burstiess of the packet-loss processes i etworks, thereby improvig FEC performace. I this sectio, we aalyse the efficacy of iterleavig i reducig the burstiess of etwork packet-loss processes ad i improvig the FEC performace. Iterleavig Operatio: Before packets beig trasmitted ito the etwork, packets are filled ito a M1*M2 Row wise. (a) (b) Fig6: (a) Evaluate iterleavig FEC performace Poisso arrival (b) Evaluate iterleavig FEC performace determiistic arrival. 2. FEC Performace with Multiple Sources (N>1) Here, we proceed to explore the FEC performace i case of multiple sources sharig the multiplexer. I order to facilitate the aalysis, here assume i the packet arrival process see by the multiplexer from each source is Poisso. Fig 5: Illustratio of block iterleavig operatio (iterleavig depth=m1). The above fig shows the case of determiistic arrivals(h= ) with all other system parameters the same as i Fig. 6 FEC Performace without Iterleavig: I order to evaluate the FEC performace for oe of the N sources, the block-error distributio P(. For a sigle isolated source is required. Here we discuss differet method to compute Copyright to IJARCCE

7 P( for the N*M/M/1/K. queue, which ca be exteded easily to icorporate the aalysis for iterleavig. Aalysis of Block-Error Distributio for a Sigle Source: Assume the packets arrivig at the sigle-multiplexer come from N idepedet sources: S1, S2 S. idicates that, for N homogeeous sources with a fixed overall load ρ, the loss process of a sigle source becomes less ad less correlated with icreasig N Fig7. FEC performace with N homogeeous sources; Poisso arrivals, load from each source fixed at ρi =0.02, K=10 block size =63 from each source is fixed while the total load ρ = λ/μ chages with varyig N. FEC Performace with Iterleavig: Now we suppose the packets from each homogeeous source are iterleaved with the same iterleavig depth before beig trasmitted ito the etwork. The algorithm for computig the block-error distributio P( for a sigle source ca be exteded to iclude the iterleavig procedure, as provided i previous Sectio. It ca be expected that, compared to the case of a sigle source (N=1), the eed for iterleavig will be sigificatly reduced i a multiplexig eviromet (N 2), due to the already reduced packet-loss correlatio as a result of the atural iterleavig effect of multiplexig. Fig. 8 shows the to the already reduced packet-loss correlatio as a result of the atural iterleavig effect of multiplexig Depths, where the umber of sources is N = 3 ad the total system load is fixed at ρ =0.8 (Sceario 1) with buffer size K = 10. As expected, whe, i order to optimize the FEC performace, a iterleavig depth M 10 is required, Fig8. Multiplexig gai achieved by FEC codig with differet codig block sizes ; Poisso arrivals, the effective packet-loss rate fixed at PLReff= 10-6, load from each source fixed at ρi=0.02,k=10 Now look at the FEC performace i improvig the Statistical multiplexig gai. Suppose the FEC coder for each homogeeous source applies a RS(,k)code to the packets from the correspodig source coder. The chael codig rate remais Rc = k/. As a result of the chael codig, the packet arrival rate ito the sigle-multiplexer will icrease to λ 1 = λi/rc. We assume that the average load Fig9. Effect of iterleavig o FEC performace with N=3 sources; Poisso arrivals, total load fixed at ρ = 0.8, K = 10, =63. FEC performace with differet umbers of sources N for a give total load ρ=0.8. It shows that whe the umber of sources N icreases, the eed for iterleavig depth decreases, which meas reduced latecy associated with the iterleavig/de-iterleavig operatio. Whe N 14, iterleavig makes a isigificat differece i FEC performace, because i this case the packet-loss process of each source is early idepedet. 3. Potetial of FEC Chael Model for Packet Trasmissio over Networks: Cosider a chael model for packet trasmissio over a geeral packet-switched etwork. Assume a packet has M- bits. It is either trasmitted ad received by the receiver, or is lost due to etwork cogestio or buffer overflow. For a Copyright to IJARCCE

8 received packet, bit errors may be itroduced. The packet trasmissio over etworks ca be modeled for codig purpose i terms of serial bit by bit trasmissio of M-bit symbols either over a biary symmetrical chael (BSC) with crossover probability ρ (state 0) or over a biary erasure chael (BEC) (state1), Both of which are illustrated i Fig. 10 where ǿ is used to idicate the erasure symbol. A lost packet correspods to the etire codeword symbol of m bits beig erased, while a received packet meas each of the m bits is sequetially trasmitted over the BSC. This chael model belogs to the class of Block Iterferece Chaels probability p=0. Let PL be the packet loss rate of the siglemultiplexer, so p= PL. The C=(1-p)*(1-H(p))=1- PL Assume the source creates packets at rate λ ad the packet service rate is μ. The the ormalized system load before codig is ρ = λ/μ. The chael ecoder applies chael codig (ot ecessarily RS codes) with codig rate Rcto the source traffic. Fig10. Compoet chaels of BIC correspodig to packet delivery ad loss. Fig11. Simplified commuicatio system model. Block Iterferece Chaels (BIC), itroduced by McEliece ad Stark. Let S {0,1} represet the state space of the BIC. If the state trasitios are idepedet, the the Shao capacity of the BIC is give as, C = Es{Cs}; bits/trasmissio Where Cs is the capacity of the compoet chael s S, ad the expectatio is over the state space S. It Follows that C = (1-ρ) * (1-H(p)); bits/trasmissio, Where ρ is the probability of beig i the loss state ad H(p) is the biary etropy fuctio, H(p) = -p log p-(1-p) log (1-p); 0 p Iformatio Theoretic Boud O FEC Suppose the iterleavig is ideal, ad cosequetly the packet-loss process see by the chael decoder is idepedet. If we cosider the iterleaver ad the deiterleaver as compoets of the codig chael, the the chael, cosistig of the iterleaver, the sigle-multiplexer ad the de-iterleaver, ca be modeled as a BIC with idepedet state trasitios Here we cosider oly the packet losses caused by the buffer overflows, ad assume o bit errors, i.e., the BSC crossover Fig12. Schematic illustratio of the fuctioal relatioship C =1 f ( ρ / Rc ), for differet values of ρ with ρ1 ρ 2 ρ3. The the ormalized system load after codig will icrease to ρ1 = ρ/rc. Give the buffer size K, the average raw packet loss rate PL depeds oly o the load ρ1, as expressed by PL = f(ρ1 ) = f(ρ / Rc) Where the fuctio f ca be determied by queuig aalysis of the sigle-multiplexer model C = 1 - PL = 1 f(ρ / Rc) For a give load, we ca plot the fuctioal relatioship of C with Rc. The chael codig theorem establishes that ay rate less tha the chael capacity ca be supported with arbitrary low error probability. I other words, with regards to our model discussed here, as log as the chael codig rate Rc is smaller tha the BIC capacity C, the source rate ca be supported with arbitrarily high reliability. Fig13. The upper boud o the source loads ρ max predicted by the chael capacity cosideratios, compared to the Copyright to IJARCCE

9 maximum source loads ρ max that ca be supported at a fixed effective packet-loss rate PLR eff = 10-5 usig FEC codig; Poisso arrivals, ideal iterleavig, For the M/M/1/K model shows the upper boud o the source loads that ca be supported as predicted by the precedig chael capacity cosideratios. It shows that with icreasig codig block size the ed-to-ed performace achieved by FEC codig approaches that predicted by chael capacity. Fig14. The upper boud o the source loads ρ max predicted by the chael capacity cosideratios, compared to the maximum source loads ρ max that ca be supported at a fixed effective packet-loss rate PLR eff = 10-5 usig FEC codig; Poisso arrivals, ideal iterleavig, usig FEC codig; Poisso arrivals, ideal iterleavig, K = 5. The case of a smaller buffer ( K = 5). The two figures idicate that, geerally, the system with a larger buffer has a larger capacity. Note that i these two figures the capacity C is the capacity of the sigle-multiplexer combied with a ideal iterleaver/de-iterleaver, ad ot the capacity of the sigle-multiplexer itself. Actually, the capacity of the sigle-multiplexer chael ca be greater tha C described here sice the capacity of the memory less iterleaved chael is geerally lower tha the capacity of the origial chael. 5. Coclusio As the above aalysis o the efficiecy of FEC i packet losses i etworks based o a sigle-multiplexer etwork model ad explored potetiality of the FEC i recoverig the packet losses occurred due to cogestio at a bottleeck ode of a packet-switched etwork, provided that the codig rate ad other codig parameters are appropriately chose. A discrete-time Markov chai model is used to aalyse the efficacy of iterleavig i improvig the FEC performace ad determied how much iterleavig depth is required for FEC to approach the optimum performace. The implemetatio complexity of FEC codig ad the correspodig codig/decodig delay also eed to be cosidered, which a issue particularly importat for realtime applicatios. Oe objective for future work is the aalysis of the additioal delay caused by the FEC codig, perhaps combied with iterleavig/de-iterleavig. Likewise, the applicatio of FEC for etwork trasport is limited by the time-varyig ad ofte ucertai error characteristics of the chael, which makes the appropriate choice of FEC codig rate difficult to determie. I realworld applicatios, FEC coders are required which ca adapt the chael code rate to the time-varyig chael coditios. 7. Refereces [1] O. J. Boxma, Sojour times i cyclic queues The ifluece of the slowest server, i Proc. 2d It. MCPR Workshop o Computer Performace ad Reliability, Rome, Italy, May [2] D. Y. Eu ad N. B. Shroff, Network decompositio: Theory ad practice, IEEE/ACM Tras. Networkig, vol. 13, o. 3, pp , Ju [3]D. Gross ad C. M. Harris, Fudametals of Queuig Theory, 3 rd ed. New York: Wiley, [4]I. Cido, A. Khamisy, ad M. Sidi, Aalysis of packet loss processes i high-speed etworks, IEEE Tras. If. Theory, vol. 39, o. 1, pp , Ja [5] A Model-Based Approach to Evaluatio of the Efficacy of FEC Codig i Combatig Network Packet Losses Xuqi Yu, Studet Member, IEEE, James W. Modestio, Fellow, IEEE, Ragip urcere, Member, IEEE, ad Yee Si Cha, Member, IEEE [6] V. Parthasarathy, J. W. Modestio, ad K. S. Vastola, Reliable trasmissios of high-quality video over ATM etworks, IEEE Tras. Image Process., vol. 8, o. 3, pp , Mar [7] A. Jea-Marie, P. Dube, D. Artiges, ad E. Altma, Decreasig loss probabilities by redudacy ad iterleavig: A queueig aalysis, i Proc. ITC 18, Berli, Germay, Sep BIOGRAPHY Kaakam Siva Ram Prasad pursuig M.Tech i computer Sciece ad Egieerig from Sasi Istitute of Techology ad Egieerig, affiliated to Jawaharlal Nehru Techological Uiversity Kakiada. His research areas iclude reducig the data loss i etworks by applyig the Forward Error Correctio codig. M.V.S.S.Nagedhraadh havig 11 years of teachig experiece curretly workig as Head Of the Departmet for CSE i Sasi Istitute of Techology ad Egieerig curretly pursuig PhD i computer sciece ad graduated i M.Tech CSE. He has published five iteratioal jourals ad also atteded to three iteratioal cofereces. Copyright to IJARCCE

Improvement of the Orthogonal Code Convolution Capabilities Using FPGA Implementation

Improvement of the Orthogonal Code Convolution Capabilities Using FPGA Implementation Improvemet of the Orthogoal Code Covolutio Capabilities Usig FPGA Implemetatio Naima Kaabouch, Member, IEEE, Apara Dhirde, Member, IEEE, Saleh Faruque, Member, IEEE Departmet of Electrical Egieerig, Uiversity

More information

Elementary Educational Computer

Elementary Educational Computer Chapter 5 Elemetary Educatioal Computer. Geeral structure of the Elemetary Educatioal Computer (EEC) The EEC coforms to the 5 uits structure defied by vo Neuma's model (.) All uits are preseted i a simplified

More information

Reliable Transmission. Spring 2018 CS 438 Staff - University of Illinois 1

Reliable Transmission. Spring 2018 CS 438 Staff - University of Illinois 1 Reliable Trasmissio Sprig 2018 CS 438 Staff - Uiversity of Illiois 1 Reliable Trasmissio Hello! My computer s ame is Alice. Alice Bob Hello! Alice. Sprig 2018 CS 438 Staff - Uiversity of Illiois 2 Reliable

More information

Bayesian approach to reliability modelling for a probability of failure on demand parameter

Bayesian approach to reliability modelling for a probability of failure on demand parameter Bayesia approach to reliability modellig for a probability of failure o demad parameter BÖRCSÖK J., SCHAEFER S. Departmet of Computer Architecture ad System Programmig Uiversity Kassel, Wilhelmshöher Allee

More information

Lecture 28: Data Link Layer

Lecture 28: Data Link Layer Automatic Repeat Request (ARQ) 2. Go ack N ARQ Although the Stop ad Wait ARQ is very simple, you ca easily show that it has very the low efficiecy. The low efficiecy comes from the fact that the trasmittig

More information

Performance Analysis of Multiclass FIFO: Motivation, Difficulty and a Network Calculus Approach

Performance Analysis of Multiclass FIFO: Motivation, Difficulty and a Network Calculus Approach Performace Aalysis of Multiclass FIFO: Motivatio, Difficulty ad a Network alculus Approach Yumig Jiag Norwegia Uiversity of Sciece ad Techology (NTNU) 1 19 March 2014, 2d Workshop o Network alculus, Bamberg,

More information

A New Morphological 3D Shape Decomposition: Grayscale Interframe Interpolation Method

A New Morphological 3D Shape Decomposition: Grayscale Interframe Interpolation Method A ew Morphological 3D Shape Decompositio: Grayscale Iterframe Iterpolatio Method D.. Vizireau Politehica Uiversity Bucharest, Romaia ae@comm.pub.ro R. M. Udrea Politehica Uiversity Bucharest, Romaia mihea@comm.pub.ro

More information

Improving Template Based Spike Detection

Improving Template Based Spike Detection Improvig Template Based Spike Detectio Kirk Smith, Member - IEEE Portlad State Uiversity petra@ee.pdx.edu Abstract Template matchig algorithms like SSE, Covolutio ad Maximum Likelihood are well kow for

More information

Operating System Concepts. Operating System Concepts

Operating System Concepts. Operating System Concepts Chapter 4: Mass-Storage Systems Logical Disk Structure Logical Disk Structure Disk Schedulig Disk Maagemet RAID Structure Disk drives are addressed as large -dimesioal arrays of logical blocks, where the

More information

Announcements. Reading. Project #4 is on the web. Homework #1. Midterm #2. Chapter 4 ( ) Note policy about project #3 missing components

Announcements. Reading. Project #4 is on the web. Homework #1. Midterm #2. Chapter 4 ( ) Note policy about project #3 missing components Aoucemets Readig Chapter 4 (4.1-4.2) Project #4 is o the web ote policy about project #3 missig compoets Homework #1 Due 11/6/01 Chapter 6: 4, 12, 24, 37 Midterm #2 11/8/01 i class 1 Project #4 otes IPv6Iit,

More information

1. SWITCHING FUNDAMENTALS

1. SWITCHING FUNDAMENTALS . SWITCING FUNDMENTLS Switchig is the provisio of a o-demad coectio betwee two ed poits. Two distict switchig techiques are employed i commuicatio etwors-- circuit switchig ad pacet switchig. Circuit switchig

More information

Improving Information Retrieval System Security via an Optimal Maximal Coding Scheme

Improving Information Retrieval System Security via an Optimal Maximal Coding Scheme Improvig Iformatio Retrieval System Security via a Optimal Maximal Codig Scheme Dogyag Log Departmet of Computer Sciece, City Uiversity of Hog Kog, 8 Tat Chee Aveue Kowloo, Hog Kog SAR, PRC dylog@cs.cityu.edu.hk

More information

CSC 220: Computer Organization Unit 11 Basic Computer Organization and Design

CSC 220: Computer Organization Unit 11 Basic Computer Organization and Design College of Computer ad Iformatio Scieces Departmet of Computer Sciece CSC 220: Computer Orgaizatio Uit 11 Basic Computer Orgaizatio ad Desig 1 For the rest of the semester, we ll focus o computer architecture:

More information

Adaptive Resource Allocation for Electric Environmental Pollution through the Control Network

Adaptive Resource Allocation for Electric Environmental Pollution through the Control Network Available olie at www.sciecedirect.com Eergy Procedia 6 (202) 60 64 202 Iteratioal Coferece o Future Eergy, Eviromet, ad Materials Adaptive Resource Allocatio for Electric Evirometal Pollutio through the

More information

Lecture Notes 6 Introduction to algorithm analysis CSS 501 Data Structures and Object-Oriented Programming

Lecture Notes 6 Introduction to algorithm analysis CSS 501 Data Structures and Object-Oriented Programming Lecture Notes 6 Itroductio to algorithm aalysis CSS 501 Data Structures ad Object-Orieted Programmig Readig for this lecture: Carrao, Chapter 10 To be covered i this lecture: Itroductio to algorithm aalysis

More information

Throughput-Delay Scaling in Wireless Networks with Constant-Size Packets

Throughput-Delay Scaling in Wireless Networks with Constant-Size Packets Throughput-Delay Scalig i Wireless Networks with Costat-Size Packets Abbas El Gamal, James Mamme, Balaji Prabhakar, Devavrat Shah Departmets of EE ad CS Staford Uiversity, CA 94305 Email: {abbas, jmamme,

More information

BASED ON ITERATIVE ERROR-CORRECTION

BASED ON ITERATIVE ERROR-CORRECTION A COHPARISO OF CRYPTAALYTIC PRICIPLES BASED O ITERATIVE ERROR-CORRECTIO Miodrag J. MihaljeviC ad Jova Dj. GoliC Istitute of Applied Mathematics ad Electroics. Belgrade School of Electrical Egieerig. Uiversity

More information

Probability of collisions in Soft Input Decryption

Probability of collisions in Soft Input Decryption Issue 1, Volume 1, 007 1 Probability of collisios i Soft Iput Decryptio Nataša Živić, Christoph Rulad Abstract I this work, probability of collisio i Soft Iput Decryptio has bee aalyzed ad calculated.

More information

Traffic Models and QoS

Traffic Models and QoS Traffic Models ad QoS TELE4642: Week9 Ackowledgemet: Some slides are adapted from Computer Networkig: A Top Dow Approach Featurig the Iteret, 2 d editio, J.F Kurose ad K.W. Ross All Rights Reserved, copyright

More information

Analysis of Server Resource Consumption of Meteorological Satellite Application System Based on Contour Curve

Analysis of Server Resource Consumption of Meteorological Satellite Application System Based on Contour Curve Advaces i Computer, Sigals ad Systems (2018) 2: 19-25 Clausius Scietific Press, Caada Aalysis of Server Resource Cosumptio of Meteorological Satellite Applicatio System Based o Cotour Curve Xiagag Zhao

More information

Introduction to Network Technologies & Layered Architecture BUPT/QMUL

Introduction to Network Technologies & Layered Architecture BUPT/QMUL Itroductio to Network Techologies & Layered Architecture BUPT/QMUL 2018-3-12 Review What is the Iteret? How does it work? Whe & how did it come about? Who cotrols it? Where is it goig? 2 Ageda Basic Network

More information

Sorting in Linear Time. Data Structures and Algorithms Andrei Bulatov

Sorting in Linear Time. Data Structures and Algorithms Andrei Bulatov Sortig i Liear Time Data Structures ad Algorithms Adrei Bulatov Algorithms Sortig i Liear Time 7-2 Compariso Sorts The oly test that all the algorithms we have cosidered so far is compariso The oly iformatio

More information

3D Model Retrieval Method Based on Sample Prediction

3D Model Retrieval Method Based on Sample Prediction 20 Iteratioal Coferece o Computer Commuicatio ad Maagemet Proc.of CSIT vol.5 (20) (20) IACSIT Press, Sigapore 3D Model Retrieval Method Based o Sample Predictio Qigche Zhag, Ya Tag* School of Computer

More information

One advantage that SONAR has over any other music-sequencing product I ve worked

One advantage that SONAR has over any other music-sequencing product I ve worked *gajedra* D:/Thomso_Learig_Projects/Garrigus_163132/z_productio/z_3B2_3D_files/Garrigus_163132_ch17.3d, 14/11/08/16:26:39, 16:26, page: 647 17 CAL 101 Oe advatage that SONAR has over ay other music-sequecig

More information

EE260: Digital Design, Spring /16/18. n Example: m 0 (=x 1 x 2 ) is adjacent to m 1 (=x 1 x 2 ) and m 2 (=x 1 x 2 ) but NOT m 3 (=x 1 x 2 )

EE260: Digital Design, Spring /16/18. n Example: m 0 (=x 1 x 2 ) is adjacent to m 1 (=x 1 x 2 ) and m 2 (=x 1 x 2 ) but NOT m 3 (=x 1 x 2 ) EE26: Digital Desig, Sprig 28 3/6/8 EE 26: Itroductio to Digital Desig Combiatioal Datapath Yao Zheg Departmet of Electrical Egieerig Uiversity of Hawaiʻi at Māoa Combiatioal Logic Blocks Multiplexer Ecoders/Decoders

More information

Appendix D. Controller Implementation

Appendix D. Controller Implementation COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Appedix D Cotroller Implemetatio Cotroller Implemetatios Combiatioal logic (sigle-cycle); Fiite state machie (multi-cycle, pipelied);

More information

Chapter 3 Classification of FFT Processor Algorithms

Chapter 3 Classification of FFT Processor Algorithms Chapter Classificatio of FFT Processor Algorithms The computatioal complexity of the Discrete Fourier trasform (DFT) is very high. It requires () 2 complex multiplicatios ad () complex additios [5]. As

More information

Fast Fourier Transform (FFT) Algorithms

Fast Fourier Transform (FFT) Algorithms Fast Fourier Trasform FFT Algorithms Relatio to the z-trasform elsewhere, ozero, z x z X x [ ] 2 ~ elsewhere,, ~ e j x X x x π j e z z X X π 2 ~ The DFS X represets evely spaced samples of the z- trasform

More information

An Improved Shuffled Frog-Leaping Algorithm for Knapsack Problem

An Improved Shuffled Frog-Leaping Algorithm for Knapsack Problem A Improved Shuffled Frog-Leapig Algorithm for Kapsack Problem Zhoufag Li, Ya Zhou, ad Peg Cheg School of Iformatio Sciece ad Egieerig Hea Uiversity of Techology ZhegZhou, Chia lzhf1978@126.com Abstract.

More information

Harris Corner Detection Algorithm at Sub-pixel Level and Its Application Yuanfeng Han a, Peijiang Chen b * and Tian Meng c

Harris Corner Detection Algorithm at Sub-pixel Level and Its Application Yuanfeng Han a, Peijiang Chen b * and Tian Meng c Iteratioal Coferece o Computatioal Sciece ad Egieerig (ICCSE 015) Harris Corer Detectio Algorithm at Sub-pixel Level ad Its Applicatio Yuafeg Ha a, Peijiag Che b * ad Tia Meg c School of Automobile, Liyi

More information

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5 Morga Kaufma Publishers 26 February, 28 COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 5 Set-Associative Cache Architecture Performace Summary Whe CPU performace icreases:

More information

Traditional queuing behaviour in routers. Scheduling and queue management. Questions. Scheduling mechanisms. Scheduling [1] Scheduling [2]

Traditional queuing behaviour in routers. Scheduling and queue management. Questions. Scheduling mechanisms. Scheduling [1] Scheduling [2] Traditioal queuig behaviour i routers Schedulig ad queue maagemet Data trasfer: datagrams: idividual packets o recogitio of flows coectioless: o sigallig Forwardig: based o per-datagram, forwardig table

More information

Quality of Service. Spring 2018 CS 438 Staff - University of Illinois 1

Quality of Service. Spring 2018 CS 438 Staff - University of Illinois 1 Quality of Service Sprig 2018 CS 438 Staff - Uiversity of Illiois 1 Quality of Service How good are late data ad lowthroughput chaels? It depeds o the applicatio. Do you care if... Your e-mail takes 1/2

More information

APPLICATION NOTE PACE1750AE BUILT-IN FUNCTIONS

APPLICATION NOTE PACE1750AE BUILT-IN FUNCTIONS APPLICATION NOTE PACE175AE BUILT-IN UNCTIONS About This Note This applicatio brief is iteded to explai ad demostrate the use of the special fuctios that are built ito the PACE175AE processor. These powerful

More information

APPLICATION NOTE. Automated Gain Flattening. 1. Experimental Setup. Scope and Overview

APPLICATION NOTE. Automated Gain Flattening. 1. Experimental Setup. Scope and Overview APPLICATION NOTE Automated Gai Flatteig Scope ad Overview A flat optical power spectrum is essetial for optical telecommuicatio sigals. This stems from a eed to balace the chael powers across large distaces.

More information

Table 2 GSM, UMTS and LTE Coverage Levels

Table 2 GSM, UMTS and LTE Coverage Levels 6 INDICATORS OF QUALITY OF SERVICE This sectio defies quality idicators that characterize the performace of services supported o mobile commuicatio systems i their various phases of access ad use 6. 6.1

More information

EFFECT OF QUERY FORMATION ON WEB SEARCH ENGINE RESULTS

EFFECT OF QUERY FORMATION ON WEB SEARCH ENGINE RESULTS Iteratioal Joural o Natural Laguage Computig (IJNLC) Vol. 2, No., February 203 EFFECT OF QUERY FORMATION ON WEB SEARCH ENGINE RESULTS Raj Kishor Bisht ad Ila Pat Bisht 2 Departmet of Computer Sciece &

More information

Session Initiated Protocol (SIP) and Message-based Load Balancing (MBLB)

Session Initiated Protocol (SIP) and Message-based Load Balancing (MBLB) F5 White Paper Sessio Iitiated Protocol (SIP) ad Message-based Load Balacig (MBLB) The ability to provide ew ad creative methods of commuicatios has esured a SIP presece i almost every orgaizatio. The

More information

Sectio 4, a prototype project of settig field weight with AHP method is developed ad the experimetal results are aalyzed. Fially, we coclude our work

Sectio 4, a prototype project of settig field weight with AHP method is developed ad the experimetal results are aalyzed. Fially, we coclude our work 200 2d Iteratioal Coferece o Iformatio ad Multimedia Techology (ICIMT 200) IPCSIT vol. 42 (202) (202) IACSIT Press, Sigapore DOI: 0.7763/IPCSIT.202.V42.0 Idex Weight Decisio Based o AHP for Iformatio Retrieval

More information

A QoS Provisioning mechanism of Real-time Wireless USB Transfers for Smart HDTV Multimedia Services

A QoS Provisioning mechanism of Real-time Wireless USB Transfers for Smart HDTV Multimedia Services A QoS Provisioig mechaism of Real-time Wireless USB Trasfers for Smart HDTV Multimedia Services Ji-Woo im 1, yeog Hur 2, Jog-Geu Jeog 3, Dog Hoo Lee 4, Moo Sog Yeu 5, Yeowoo Lee 6 ad Seog Ro Lee 7 1 Istitute

More information

n Learn how resiliency strategies reduce risk n Discover automation strategies to reduce risk

n Learn how resiliency strategies reduce risk n Discover automation strategies to reduce risk Chapter Objectives Lear how resiliecy strategies reduce risk Discover automatio strategies to reduce risk Chapter #16: Architecture ad Desig Resiliecy ad Automatio Strategies 2 Automatio/Scriptig Resiliet

More information

CMSC Computer Architecture Lecture 11: More Caches. Prof. Yanjing Li University of Chicago

CMSC Computer Architecture Lecture 11: More Caches. Prof. Yanjing Li University of Chicago CMSC 22200 Computer Architecture Lecture 11: More Caches Prof. Yajig Li Uiversity of Chicago Lecture Outlie Caches 2 Review Memory hierarchy Cache basics Locality priciples Spatial ad temporal How to access

More information

Pruning and Summarizing the Discovered Time Series Association Rules from Mechanical Sensor Data Qing YANG1,a,*, Shao-Yu WANG1,b, Ting-Ting ZHANG2,c

Pruning and Summarizing the Discovered Time Series Association Rules from Mechanical Sensor Data Qing YANG1,a,*, Shao-Yu WANG1,b, Ting-Ting ZHANG2,c Advaces i Egieerig Research (AER), volume 131 3rd Aual Iteratioal Coferece o Electroics, Electrical Egieerig ad Iformatio Sciece (EEEIS 2017) Pruig ad Summarizig the Discovered Time Series Associatio Rules

More information

The Penta-S: A Scalable Crossbar Network for Distributed Shared Memory Multiprocessor Systems

The Penta-S: A Scalable Crossbar Network for Distributed Shared Memory Multiprocessor Systems The Peta-S: A Scalable Crossbar Network for Distributed Shared Memory Multiprocessor Systems Abdulkarim Ayyad Departmet of Computer Egieerig, Al-Quds Uiversity, Jerusalem, P.O. Box 20002 Tel: 02-2797024,

More information

Lecture 5. Counting Sort / Radix Sort

Lecture 5. Counting Sort / Radix Sort Lecture 5. Coutig Sort / Radix Sort T. H. Corme, C. E. Leiserso ad R. L. Rivest Itroductio to Algorithms, 3rd Editio, MIT Press, 2009 Sugkyukwa Uiversity Hyuseug Choo choo@skku.edu Copyright 2000-2018

More information

Analysis Metrics. Intro to Algorithm Analysis. Slides. 12. Alg Analysis. 12. Alg Analysis

Analysis Metrics. Intro to Algorithm Analysis. Slides. 12. Alg Analysis. 12. Alg Analysis Itro to Algorithm Aalysis Aalysis Metrics Slides. Table of Cotets. Aalysis Metrics 3. Exact Aalysis Rules 4. Simple Summatio 5. Summatio Formulas 6. Order of Magitude 7. Big-O otatio 8. Big-O Theorems

More information

Redundancy Allocation for Series Parallel Systems with Multiple Constraints and Sensitivity Analysis

Redundancy Allocation for Series Parallel Systems with Multiple Constraints and Sensitivity Analysis IOSR Joural of Egieerig Redudacy Allocatio for Series Parallel Systems with Multiple Costraits ad Sesitivity Aalysis S. V. Suresh Babu, D.Maheswar 2, G. Ragaath 3 Y.Viaya Kumar d G.Sakaraiah e (Mechaical

More information

Data diverse software fault tolerance techniques

Data diverse software fault tolerance techniques Data diverse software fault tolerace techiques Complemets desig diversity by compesatig for desig diversity s s limitatios Ivolves obtaiig a related set of poits i the program data space, executig the

More information

Enhancing Cloud Computing Scheduling based on Queuing Models

Enhancing Cloud Computing Scheduling based on Queuing Models Ehacig Cloud Computig Schedulig based o Queuig Models Mohamed Eisa Computer Sciece Departmet, Port Said Uiversity, 42526 Port Said, Egypt E. I. Esedimy Computer Sciece Departmet, Masoura Uiversity, Masoura,

More information

IMP: Superposer Integrated Morphometrics Package Superposition Tool

IMP: Superposer Integrated Morphometrics Package Superposition Tool IMP: Superposer Itegrated Morphometrics Package Superpositio Tool Programmig by: David Lieber ( 03) Caisius College 200 Mai St. Buffalo, NY 4208 Cocept by: H. David Sheets, Dept. of Physics, Caisius College

More information

Lower Bounds for Sorting

Lower Bounds for Sorting Liear Sortig Topics Covered: Lower Bouds for Sortig Coutig Sort Radix Sort Bucket Sort Lower Bouds for Sortig Compariso vs. o-compariso sortig Decisio tree model Worst case lower boud Compariso Sortig

More information

On Nonblocking Folded-Clos Networks in Computer Communication Environments

On Nonblocking Folded-Clos Networks in Computer Communication Environments O Noblockig Folded-Clos Networks i Computer Commuicatio Eviromets Xi Yua Departmet of Computer Sciece, Florida State Uiversity, Tallahassee, FL 3306 xyua@cs.fsu.edu Abstract Folded-Clos etworks, also referred

More information

Correlated M/G/1 Queue modelling of Jitter Buffer in TDMoIP

Correlated M/G/1 Queue modelling of Jitter Buffer in TDMoIP AICT 01 : The Eighth Advaced Iteratioal Coferece o Telecommuicatios Correlated M/G/1 Queue modellig of Jitter Buffer i TDMoIP Usha Rai Seshasayee ad Maivasaka Rathiam Departmet of Electrical Egieerig Idia

More information

Software development of components for complex signal analysis on the example of adaptive recursive estimation methods.

Software development of components for complex signal analysis on the example of adaptive recursive estimation methods. Software developmet of compoets for complex sigal aalysis o the example of adaptive recursive estimatio methods. SIMON BOYMANN, RALPH MASCHOTTA, SILKE LEHMANN, DUNJA STEUER Istitute of Biomedical Egieerig

More information

On Multicast Scheduling and Routing in Multistage Clos Networks

On Multicast Scheduling and Routing in Multistage Clos Networks O Multicast Schedulig ad Routig i Multistage Clos Networks Bi Tag Departmet of Computer Sciece Stoy Brook Uiversity Stoy Brook, NY 794 bitag@cs.suysb.edu Abstract Multicast commuicatio, which ivolves trasmittig

More information

How do we evaluate algorithms?

How do we evaluate algorithms? F2 Readig referece: chapter 2 + slides Algorithm complexity Big O ad big Ω To calculate ruig time Aalysis of recursive Algorithms Next time: Litterature: slides mostly The first Algorithm desig methods:

More information

Hashing Functions Performance in Packet Classification

Hashing Functions Performance in Packet Classification Hashig Fuctios Performace i Packet Classificatio Mahmood Ahmadi ad Stepha Wog Computer Egieerig Laboratory Faculty of Electrical Egieerig, Mathematics ad Computer Sciece Delft Uiversity of Techology {mahmadi,

More information

A Key Distribution method for Reducing Storage and Supporting High Level Security in the Large-scale WSN

A Key Distribution method for Reducing Storage and Supporting High Level Security in the Large-scale WSN Iteratioal Joural of Digital Cotet Techology ad its Applicatios Vol. 2 No 1, March 2008 A Key Distributio method for Reducig Storage ad Supportig High Level Security i the Large-scale WSN Yoo-Su Jeog *1,

More information

BOOLEAN MATHEMATICS: GENERAL THEORY

BOOLEAN MATHEMATICS: GENERAL THEORY CHAPTER 3 BOOLEAN MATHEMATICS: GENERAL THEORY 3.1 ISOMORPHIC PROPERTIES The ame Boolea Arithmetic was chose because it was discovered that literal Boolea Algebra could have a isomorphic umerical aspect.

More information

Low Complexity H.265/HEVC Coding Unit Size Decision for a Videoconferencing System

Low Complexity H.265/HEVC Coding Unit Size Decision for a Videoconferencing System BULGARIAN ACADEMY OF SCIENCES CYBERNETICS AND INFORMATION TECHNOLOGIES Volume 15, No 6 Special Issue o Logistics, Iformatics ad Service Sciece Sofia 2015 Prit ISSN: 1311-9702; Olie ISSN: 1314-4081 DOI:

More information

Task scenarios Outline. Scenarios in Knowledge Extraction. Proposed Framework for Scenario to Design Diagram Transformation

Task scenarios Outline. Scenarios in Knowledge Extraction. Proposed Framework for Scenario to Design Diagram Transformation 6-0-0 Kowledge Trasformatio from Task Scearios to View-based Desig Diagrams Nima Dezhkam Kamra Sartipi {dezhka, sartipi}@mcmaster.ca Departmet of Computig ad Software McMaster Uiversity CANADA SEKE 08

More information

Joint Message-Passing Symbol-Decoding of LDPC Coded Signals over Partial-Response Channels

Joint Message-Passing Symbol-Decoding of LDPC Coded Signals over Partial-Response Channels Joit Message-Passig Symbol-Decodig of LDPC Coded Sigals over Partial-Respose Chaels Rathakumar Radhakrisha ad ae Vasić Departmet of Electrical ad Computer Egieerig Uiversity of Arizoa, Tucso, AZ-8572 Email:

More information

Media Access Protocols. Spring 2018 CS 438 Staff, University of Illinois 1

Media Access Protocols. Spring 2018 CS 438 Staff, University of Illinois 1 Media Access Protocols Sprig 2018 CS 438 Staff, Uiversity of Illiois 1 Where are We? you are here 00010001 11001001 00011101 A midterm is here Sprig 2018 CS 438 Staff, Uiversity of Illiois 2 Multiple Access

More information

State-space feedback 6 challenges of pole placement

State-space feedback 6 challenges of pole placement State-space feedbac 6 challeges of pole placemet J Rossiter Itroductio The earlier videos itroduced the cocept of state feedbac ad demostrated that it moves the poles. x u x Kx Bu It was show that whe

More information

Python Programming: An Introduction to Computer Science

Python Programming: An Introduction to Computer Science Pytho Programmig: A Itroductio to Computer Sciece Chapter 1 Computers ad Programs 1 Objectives To uderstad the respective roles of hardware ad software i a computig system. To lear what computer scietists

More information

performance to the performance they can experience when they use the services from a xed location.

performance to the performance they can experience when they use the services from a xed location. I the Proceedigs of The First Aual Iteratioal Coferece o Mobile Computig ad Networkig (MobiCom 9) November -, 99, Berkeley, Califoria USA Performace Compariso of Mobile Support Strategies Rieko Kadobayashi

More information

Available online at ScienceDirect. Procedia CIRP 53 (2016 ) 21 28

Available online at   ScienceDirect. Procedia CIRP 53 (2016 ) 21 28 vailable olie at www.sciecedirect.com ScieceDirect Procedia CIRP 53 (206 ) 2 28 The 0th Iteratioal Coferece o xiomatic Desig, ICD 206 systematic approach to couplig disposal of product family desig (part

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 19 Query Optimizatio Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio Query optimizatio Coducted by a query optimizer i a DBMS Goal:

More information

6.854J / J Advanced Algorithms Fall 2008

6.854J / J Advanced Algorithms Fall 2008 MIT OpeCourseWare http://ocw.mit.edu 6.854J / 18.415J Advaced Algorithms Fall 2008 For iformatio about citig these materials or our Terms of Use, visit: http://ocw.mit.edu/terms. 18.415/6.854 Advaced Algorithms

More information

CMSC Computer Architecture Lecture 10: Caches. Prof. Yanjing Li University of Chicago

CMSC Computer Architecture Lecture 10: Caches. Prof. Yanjing Li University of Chicago CMSC 22200 Computer Architecture Lecture 10: Caches Prof. Yajig Li Uiversity of Chicago Midterm Recap Overview ad fudametal cocepts ISA Uarch Datapath, cotrol Sigle cycle, multi cycle Pipeliig Basic idea,

More information

SAMPLE VERSUS POPULATION. Population - consists of all possible measurements that can be made on a particular item or procedure.

SAMPLE VERSUS POPULATION. Population - consists of all possible measurements that can be made on a particular item or procedure. SAMPLE VERSUS POPULATION Populatio - cosists of all possible measuremets that ca be made o a particular item or procedure. Ofte a populatio has a ifiite umber of data elemets Geerally expese to determie

More information

Optimization for framework design of new product introduction management system Ma Ying, Wu Hongcui

Optimization for framework design of new product introduction management system Ma Ying, Wu Hongcui 2d Iteratioal Coferece o Electrical, Computer Egieerig ad Electroics (ICECEE 2015) Optimizatio for framework desig of ew product itroductio maagemet system Ma Yig, Wu Hogcui Tiaji Electroic Iformatio Vocatioal

More information

Big-O Analysis. Asymptotics

Big-O Analysis. Asymptotics Big-O Aalysis 1 Defiitio: Suppose that f() ad g() are oegative fuctios of. The we say that f() is O(g()) provided that there are costats C > 0 ad N > 0 such that for all > N, f() Cg(). Big-O expresses

More information

Pattern Recognition Systems Lab 1 Least Mean Squares

Pattern Recognition Systems Lab 1 Least Mean Squares Patter Recogitio Systems Lab 1 Least Mea Squares 1. Objectives This laboratory work itroduces the OpeCV-based framework used throughout the course. I this assigmet a lie is fitted to a set of poits usig

More information

Random Graphs and Complex Networks T

Random Graphs and Complex Networks T Radom Graphs ad Complex Networks T-79.7003 Charalampos E. Tsourakakis Aalto Uiversity Lecture 3 7 September 013 Aoucemet Homework 1 is out, due i two weeks from ow. Exercises: Probabilistic iequalities

More information

Lecture 6. Lecturer: Ronitt Rubinfeld Scribes: Chen Ziv, Eliav Buchnik, Ophir Arie, Jonathan Gradstein

Lecture 6. Lecturer: Ronitt Rubinfeld Scribes: Chen Ziv, Eliav Buchnik, Ophir Arie, Jonathan Gradstein 068.670 Subliear Time Algorithms November, 0 Lecture 6 Lecturer: Roitt Rubifeld Scribes: Che Ziv, Eliav Buchik, Ophir Arie, Joatha Gradstei Lesso overview. Usig the oracle reductio framework for approximatig

More information

Structuring Redundancy for Fault Tolerance. CSE 598D: Fault Tolerant Software

Structuring Redundancy for Fault Tolerance. CSE 598D: Fault Tolerant Software Structurig Redudacy for Fault Tolerace CSE 598D: Fault Tolerat Software What do we wat to achieve? Versios Damage Assessmet Versio 1 Error Detectio Iputs Versio 2 Voter Outputs State Restoratio Cotiued

More information

Ones Assignment Method for Solving Traveling Salesman Problem

Ones Assignment Method for Solving Traveling Salesman Problem Joural of mathematics ad computer sciece 0 (0), 58-65 Oes Assigmet Method for Solvig Travelig Salesma Problem Hadi Basirzadeh Departmet of Mathematics, Shahid Chamra Uiversity, Ahvaz, Ira Article history:

More information

Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits

Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits Egieerig Letters, :, EL Reversible Realizatio of Quaterary Decoder, Multiplexer, ad Demultiplexer Circuits Mozammel H.. Kha, Member, ENG bstract quaterary reversible circuit is more compact tha the correspodig

More information

AN EFFICIENT GROUP KEY MANAGEMENT USING CODE FOR KEY CALCULATION FOR SIMULTANEOUS JOIN/LEAVE: CKCS

AN EFFICIENT GROUP KEY MANAGEMENT USING CODE FOR KEY CALCULATION FOR SIMULTANEOUS JOIN/LEAVE: CKCS Iteratioal Joural of Computer Networks & Commuicatios (IJCNC) Vol.4, No.4, July 01 AN EFFICIENT GROUP KEY MANAGEMENT USING CODE FOR KEY CALCULATION FOR SIMULTANEOUS JOIN/LEAVE: CKCS Melisa Hajyvahabzadeh

More information

On (K t e)-saturated Graphs

On (K t e)-saturated Graphs Noame mauscript No. (will be iserted by the editor O (K t e-saturated Graphs Jessica Fuller Roald J. Gould the date of receipt ad acceptace should be iserted later Abstract Give a graph H, we say a graph

More information

1 Enterprise Modeler

1 Enterprise Modeler 1 Eterprise Modeler Itroductio I BaaERP, a Busiess Cotrol Model ad a Eterprise Structure Model for multi-site cofiguratios are itroduced. Eterprise Structure Model Busiess Cotrol Models Busiess Fuctio

More information

Neural Networks A Model of Boolean Functions

Neural Networks A Model of Boolean Functions Neural Networks A Model of Boolea Fuctios Berd Steibach, Roma Kohut Freiberg Uiversity of Miig ad Techology Istitute of Computer Sciece D-09596 Freiberg, Germay e-mails: steib@iformatik.tu-freiberg.de

More information

Image Segmentation EEE 508

Image Segmentation EEE 508 Image Segmetatio Objective: to determie (etract) object boudaries. It is a process of partitioig a image ito distict regios by groupig together eighborig piels based o some predefied similarity criterio.

More information

1 Graph Sparsfication

1 Graph Sparsfication CME 305: Discrete Mathematics ad Algorithms 1 Graph Sparsficatio I this sectio we discuss the approximatio of a graph G(V, E) by a sparse graph H(V, F ) o the same vertex set. I particular, we cosider

More information

1&1 Next Level Hosting

1&1 Next Level Hosting 1&1 Next Level Hostig Performace Level: Performace that grows with your requiremets Copyright 1&1 Iteret SE 2017 1ad1.com 2 1&1 NEXT LEVEL HOSTING 3 Fast page loadig ad short respose times play importat

More information

What are we going to learn? CSC Data Structures Analysis of Algorithms. Overview. Algorithm, and Inputs

What are we going to learn? CSC Data Structures Analysis of Algorithms. Overview. Algorithm, and Inputs What are we goig to lear? CSC316-003 Data Structures Aalysis of Algorithms Computer Sciece North Carolia State Uiversity Need to say that some algorithms are better tha others Criteria for evaluatio Structure

More information

GTS Scheduling Scheme for Real-Time Communication in IEEE Industrial Wireless Sensor Networks

GTS Scheduling Scheme for Real-Time Communication in IEEE Industrial Wireless Sensor Networks Idia Joural of Sciece ad Techology, Vol 9(7), DOI:.7485/ijst/6/v9i7/87734, February 6 ISSN (Prit) : 974-6846 ISSN (Olie) : 974-5645 GTS Schedulig Scheme for Real-Time Commuicatio i IEEE8.5.4 Idustrial

More information

End Semester Examination CSE, III Yr. (I Sem), 30002: Computer Organization

End Semester Examination CSE, III Yr. (I Sem), 30002: Computer Organization Ed Semester Examiatio 2013-14 CSE, III Yr. (I Sem), 30002: Computer Orgaizatio Istructios: GROUP -A 1. Write the questio paper group (A, B, C, D), o frot page top of aswer book, as per what is metioed

More information

Evaluation scheme for Tracking in AMI

Evaluation scheme for Tracking in AMI A M I C o m m u i c a t i o A U G M E N T E D M U L T I - P A R T Y I N T E R A C T I O N http://www.amiproject.org/ Evaluatio scheme for Trackig i AMI S. Schreiber a D. Gatica-Perez b AMI WP4 Trackig:

More information

On the Accuracy of Vector Metrics for Quality Assessment in Image Filtering

On the Accuracy of Vector Metrics for Quality Assessment in Image Filtering 0th IMEKO TC4 Iteratioal Symposium ad 8th Iteratioal Workshop o ADC Modellig ad Testig Research o Electric ad Electroic Measuremet for the Ecoomic Uptur Beeveto, Italy, September 5-7, 04 O the Accuracy

More information

Extending The Sleuth Kit and its Underlying Model for Pooled Storage File System Forensic Analysis

Extending The Sleuth Kit and its Underlying Model for Pooled Storage File System Forensic Analysis Extedig The Sleuth Kit ad its Uderlyig Model for Pooled File System Foresic Aalysis Frauhofer Istitute for Commuicatio, Iformatio Processig ad Ergoomics Ja-Niclas Hilgert* Marti Lambertz Daiel Plohma ja-iclas.hilgert@fkie.frauhofer.de

More information

Chapter 3 MATHEMATICAL MODELING OF TOLERANCE ALLOCATION AND OVERVIEW OF EVOLUTIONARY ALGORITHMS

Chapter 3 MATHEMATICAL MODELING OF TOLERANCE ALLOCATION AND OVERVIEW OF EVOLUTIONARY ALGORITHMS 28 Chapter 3 MATHEMATICAL MODELING OF TOLERANCE ALLOCATION AND OVERVIEW OF EVOLUTIONARY ALGORITHMS Tolerace sythesis deals with the allocatio of tolerace values to various dimesios of idividual compoets

More information

CIS 121 Data Structures and Algorithms with Java Spring Stacks, Queues, and Heaps Monday, February 18 / Tuesday, February 19

CIS 121 Data Structures and Algorithms with Java Spring Stacks, Queues, and Heaps Monday, February 18 / Tuesday, February 19 CIS Data Structures ad Algorithms with Java Sprig 09 Stacks, Queues, ad Heaps Moday, February 8 / Tuesday, February 9 Stacks ad Queues Recall the stack ad queue ADTs (abstract data types from lecture.

More information

GPUMP: a Multiple-Precision Integer Library for GPUs

GPUMP: a Multiple-Precision Integer Library for GPUs GPUMP: a Multiple-Precisio Iteger Library for GPUs Kaiyog Zhao ad Xiaowe Chu Departmet of Computer Sciece, Hog Kog Baptist Uiversity Hog Kog, P. R. Chia Email: {kyzhao, chxw}@comp.hkbu.edu.hk Abstract

More information

EE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 13 Control and Sequencing: Hardwired and Microprogrammed Control

EE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 13 Control and Sequencing: Hardwired and Microprogrammed Control EE 459/500 HDL Based Digital Desig with Programmable Logic Lecture 13 Cotrol ad Sequecig: Hardwired ad Microprogrammed Cotrol Refereces: Chapter s 4,5 from textbook Chapter 7 of M.M. Mao ad C.R. Kime,

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 26 Ehaced Data Models: Itroductio to Active, Temporal, Spatial, Multimedia, ad Deductive Databases Copyright 2016 Ramez Elmasri ad Shamkat B.

More information

A Study on the Performance of Cholesky-Factorization using MPI

A Study on the Performance of Cholesky-Factorization using MPI A Study o the Performace of Cholesky-Factorizatio usig MPI Ha S. Kim Scott B. Bade Departmet of Computer Sciece ad Egieerig Uiversity of Califoria Sa Diego {hskim, bade}@cs.ucsd.edu Abstract Cholesky-factorizatio

More information

Data Structures and Algorithms. Analysis of Algorithms

Data Structures and Algorithms. Analysis of Algorithms Data Structures ad Algorithms Aalysis of Algorithms Outlie Ruig time Pseudo-code Big-oh otatio Big-theta otatio Big-omega otatio Asymptotic algorithm aalysis Aalysis of Algorithms Iput Algorithm Output

More information

. Written in factored form it is easy to see that the roots are 2, 2, i,

. Written in factored form it is easy to see that the roots are 2, 2, i, CMPS A Itroductio to Programmig Programmig Assigmet 4 I this assigmet you will write a java program that determies the real roots of a polyomial that lie withi a specified rage. Recall that the roots (or

More information