On Multicast Scheduling and Routing in Multistage Clos Networks

Size: px
Start display at page:

Download "On Multicast Scheduling and Routing in Multistage Clos Networks"

Transcription

1 O Multicast Schedulig ad Routig i Multistage Clos Networks Bi Tag Departmet of Computer Sciece Stoy Brook Uiversity Stoy Brook, NY 794 bitag@cs.suysb.edu Abstract Multicast commuicatio, which ivolves trasmittig iformatio from oe ode to multiple odes, is a vital operatio i both broadbad itegrated services digital etworks (BISDN) ad scalable parallel computers. Amog differet multicast switchig etworks, much work has bee cetered aroud the crossbar switches due to the simplicity of implemetatio. However, crossbars have the maximum umber of crosspoits ad implemetatio complexity amog all switchig fabrics. Multistage itercoect etworks (MINs) such as Clos etworks have attracted may attetios i recet years due to the o-blockig property as the crossbars, while at the same time possessig may advatages over crossbars. However, o multicast schedulig ad routig algorithm have bee applied to Clos etwork. This paper explores this aspect we study some existig multicast schedulig ad routig algorithms ad apply them to Clos etworks. Moreover, we propose two packet schedulig strategies to improve the system performace i terms of switch blockig probability ad throughput, as show by simulatios. Itroductio Multicast commuicatio, which ivolves trasmittig iformatio from oe ode to multiple odes, is a vital operatio i both broadbad itegrated services digital etworks (BISDN) ad scalable parallel computers. It has become a importat fuctioality of curret switchig etwork due to its may real-time applicatios such as video coferece calls ad video-o-demad services. O the other had, Asychroous Trasfer Mode (ATM) is the most widely studies ad implemeted form of high speed etwork. To implemet fast multicast switchig ATM etworks, three importat issues have to be solved. First, there are usually more tha oe packets destied for the same output at the same time ad thus results i output port cotetio. This problem ca be solved by placig queues at iput ports, iteral switchig fabric, or output ports of the switches. Secod, efficiet schedulig algorithm is eeded to coordiate coflictig packets with the same destiatio output ports. Third, efficiet routig algorithm is eeded so that the switchig fabric ca trasmits the packets to their destied output ports followig the routig cotrol algorithm. I this paper, we discuss the schedulig ad routig aspects of the switchig etworks. How to switch multicast traffic from iput ports to output ports have a direct effect o may etwork characteristics icludig badwidth utilizatio, packet delay ad Quality of Service (QoS) provisioig. I literatures, various kids of multicast switchig systems have bee studied. They iclude oe-shot scheme [5], cell splittig scheme [4], residue cocetratio scheme [7], widow-based scheme [8] etc. However, most of the research work of multicast schedulig ad routig desig are cetered aroud crossbar switches. Clos-type etworks have bee extesively studied for both oe-to-oe commuicatio ad multicast commuicatio i the literatures [6, 5, 3,, ]. To the best of our kowledge, o multicast schedulig ad routig algorithm has bee implemeted o Clos etworks, which have may advatages over crossbars. I this paper, we will discuss the algorithm desig ad aalysis i this regard. Figure is the schematic of the multicastig switch we proposed. The rest of the paper is orgaized as follows. I sectio, we give a overview of the related work. Sectio 3 discusses the architectures of the curret ATM switchig etworks, emphasizig crossbar switches ad Clos etworks. Sectio 4 presets a existig multicast schedulig algorithm ad discuss the reaso why we choose it to apply to the Clos etworks. Sectio 5 shows our proposed algorithms ad the simulatio results, alog with aalysis ad discussio. Sectio 6 cocludes the paper ad proposes some ope research problems. N- N Iput Queues Multicast Schedulig Algorithm Clos Network Figure : Schematic of the multicastig switch N- N

2 Related Work A growig part of traffic o the Iteret is multicast, with users distributig a wide variety of audio ad video materials. This dramatic chage i the use of the Iteret has bee facilitated by the MBONE [6, 8, 7]. It is ievitable that the volume of multicast traffic will cotiue to grow. There are may work doe to make high speed etwork switches be able to hadle multicast [9,, 0, 4,, 3]. For each multicastig cell, the set of its destiatio output ports is called faout. The cardiality of a faout refers to the umber of the destiatio output ports i the set. Based o how to satisfy the faout, there are two multicastig service disciplies. Oe is full multicast or oe-shot multicast, i which all copies of the same packet must be switched at the same time slot. This ca easily result i head of lie (HOL) blockig [3]. The other disciplie is called partial multicast or faout splittig disciplie. I this case, copies geerated by the same iput packet may gai access to output ports over ay umber of slots util all of the copies are trasmitted. This disciplie is work coservig ad has better performace tha full multicast, which is simpler to implemet. Agai, there is a performaceimplemetatio tradeoff betwee these two disciplies. The mai obstacle of multicast schedulig algorithms is output port cotetio, which happes whe there are more tha oe cells destied to the same output port at the same time. So it is importat to schedule the cells before they get switched by the switchig fabric. This idea of preschedulig is the mai tred of the curret multicastig algorithm desig. It has bee observed that may multicastig algorithms have bee implemeted i hardware. For example, Chao et al. proposed two of the most recet multicastig switches Multicast output buffered ATM switch (MOBAS) ad Abacus switch [, 3]. I both cases, fairly complicated architectures ad compoets are ivolved to accommodate the fuctioality of multicastig. We observe that while it ca be temptig to throw hardware to improve switch performace, that strategy maybe couter-productive i practice, sice more complicated solutios ca be very difficult to implemet at high speed. Furthermore, specific hardware does ot reflect ad help developig geeral schedulig algorithms. Based o above cosideratios, we oly discuss the multicastig algorithms which are idepedet of the architectures udereath. Che et al. [5] proposed the cyclic priority (CP) Reservatio schedulig algorithm, which utilize a toke to idicate the priority of the iput ports ad the availability of the output ports. However, the techique of CP reservatio is somewhat iefficiet due to its determiacy, which meas there is o adaptability to particular icomig traffic. A eural-etwork-based cotetio resolutio mechaism was proposed i the same paper to improve the performace of above CP reservatio algorithm. It basically costructs a eergy fuctio i which the most stable state of the eural etwork correspods to the cotetio-free traffic combiatio ad maximized throughput. Although the NN scheme provides certai improvemet, it seems that the delay-performace advatage is ot great eough to overrule the simplicity of implemetatio of the CC scheme. McKeow et al. [7] proposed a series of ew algorithms cocetratio, TATRA ad weight based algorithm to schedule the multicastig cells for iput ports. Because they are easy to implemet ad produce good simulatio results, they have draw may attetios sice their publicatio. Several proposals based o them are published [, 0]. We also target oe of the algorithms TATRA. 3 Overview of ATM Switchig Networks Multicastig is required i implemetig multimedia applicatios like audio ad video coferecig. These real-time applicatios require a costat flow of data because large jitter ca have a egative impact o the quality of the video ad audio. New techologies like Asychroous Trasfer Mode (ATM) are likely to have low jitter due to the use of optical fibers as the trasport media. However, the real advatage of ATM is its fixed-sized packet cell. Cell is very helpful to build fast ad highly scalable switches for the followig reasos: it is easier to build hardware to process packets whe their sizes are already kow. may switchig elemets (SEs) ca do the same thig i parallel whe all packets are of the same legth. This parallelism greatly improves the scalability of switch desigs. Throughout the survey we will use cell ad packet iterchageably sice most of the work doe falls ito fixedlegth packet multicast switchig. I this paper, we use the followig three metrics to evaluate the performace of a switchig etwork: Throughput, which is the average umber of packets trasmitted by the switch per time slot, or it ca be ormalized by the umber of packets arrived at the switch i uit time. Cell delay, which is the time lapse from the poit the packet eters the switch to the poit it leaves. Blockig probability, which is the ratio betwee the umber of packets blocked i the switch ad the umber of all the packets arrivig at the iput ports. Besides these three metrics, fairess, implemetatio complexity ad scalability should also be take ito cosideratio whe comparig differet architectures ad schedulig algorithms.

3 Crosspoit switch Iput Stage Middle Stage Output Stage Iput ports Cross State Iputs Outputs Bar State r m r Output ports Figure : Schematic of a 4 x 4 Crossbar etwork x m r x r m x Figure 3: A geeral schematic of a v(m,,r) etwork 3. Crossbar Switches I geeral, multicast ATM switches ca be build from three basics fabrics: crossbar etwork with Kockout switch as its represetative, self-routig etwork with Baya etwork as its represetative, ad Clos etwork. The followig three subsectios will cover them oe by oe. Crossbar switches are coceptually very simple every iput port is coected to every output port ad forms a grid of switchig elemets (SEs). A N N crossbar switch has N crosspoits. Each crosspoit has two possible states: cross ad bar. A coectio betwee iput port i ad output port j is established by settig the (i, j)th crosspoit switch to the bar state ad other crosspoits alog the route remai the cross state. A 4 4 crossbar switch is show i Figure. There are several advatages of crossbars. First, they are simple structures ad easy to implemet. Secod, they have atural multicast property. Third, they are itrisically o-blockig (i.e. a path is always available to coect a idle iput port to a idle output port). As the result, the early uicast ad multicast switches adopt crossbars as the switchig fabric. Kockout switch is such a example. However, high hardware complexity(n ) makes crossbars oly be suitable for fast switches with moderate size. 3. Multistage Itercoectio Networks (MINs) MINs coect iput ports to output ports through a umber of switch stages, where each switch could be a crossbar etwork or a MIN. The aim of MINs is to avoid the high hardware complexity of crossbar etworks ad achieve the oblockig capability at the same time. Two typical MINs: self-routig switches ad Clos etworks are to be examied i detail: 3.. Self-Routig Switches The geeral priciple behid self-routig fabrics is that each packet has eough iformatio i its header, so each switch stage ca make the routig decisio based o that. This ca be doe by havig the iput port add a extra header to the packet before it arrives at the fabric, ad the havig the output port remove this header before the packet leaves the switchig etwork. This header is called a self-routig header. The advatages of self-routig switches are:. There is o cetral cotrol mechaism eeded for routig cells.. Several cells o differet paths ca be processed simultaeously. 3. The modular ad recursive structure makes it possible to build large-scale switches. 3.. Clos Networks Clos etworks are oe kid of MINs with oly three stages [6]. A geeral schematic of a v(m,, r) Clos etwork is show i Figure 3. A three-stage Clos etwork with N iput ports ad N output ports has r switch modules of size m i iput stage, m switch modules of size r r i middle stage, ad r switch modules of size m i output stage. Clos etworks provide more tha oe path from oe iput port to oe output port ad thus there are less iteral coflicts iside Clos etwork. Clos etwork provides more reliability tha crossbars based o the same reaso. Hardware Complexity. I geeral, the etwork cost of such multistage etworks is measured by the umber of crosspoits i the etworks. A a b switch module has ab crosspoits. The total umber of crosspoits of v(m, m, r) etwork equals rm + mr + rm = m(r + r ) = m(n + r ) For fixed N ad r, the etwork cost is proportioal to the umber of middle stage switches m. The iterest of 3

4 research is to reduce the umber of middle switches to yield lower cost, while ot causig blockig i the etwork. Yag et al. [] preset results that lead to the curretly best kow explicit costructios of oblockig broadcast switchig Clos etworks. It employs a routig cotrol strategy ad shows for multicastig etworks to be oblockig, there is a improvemet of the miimum umber of middle switches from O(r) to O(logr/loglogr). We will examie it i more detail later. 4 TATRA Multicast Schedulig Algorithms For each iput cell destied to multiple output ports, each of the copy is defied as a output cell. Whe output cotetio occurs, the set of all output cells that lose cotetio is called residue. McKeow et al. propose the selectio of where to place the residue uiquely defies the schedulig algorithm. I order to achieve high throughput, the residue should be cocetrated ito as few iputs as possible so that it is more likely ew cells ca be forwarded as HOL cells ad be switched earlier. The detailed descriptio of the algorithm is i [7]. 5 Experimet Simulatio Crossbars have such advatages as oblockig ad modular ad easy to implemet. However, it also has a very serious drawback. The implemetatio complexity of a N-port crossbar switch icreases with N, makig crossbars impractical for systems with a very large umber of ports. It is the case that owadays, the majority of highperformace switches ad routers have oly a relatively small umber of ports (usually betwee 8 ad 3). However, i the future, whe switches ad routers with large aggregate badwidth become reality, the crossbar switches will o loger be suitable. The Clos etwork structure demostrates that strictly oblockig multistage switchig etworks could be desiged at a cosiderable savigs i switchig costs as compared to other alteratives [6]. We also believe Clos etwork will come to play a sigificat role for the switchig techology due to its scalability. To the best of our kowledge, most of the multicast schedulig algorithms are based o crossbars. We hereby apply above TATRA algorithm to Clos etwork ad ivestigate the performace of TATRA uder the coditio of weak Clos etworks, which meas the umber of middle stages of Clos etwork is small. We will the preset two local strategies to improve the blockig probability ad throughput of the Clos etwork. We will make use of the liear routig cotrol algorithm proposed by Yag et al. []. 5. A Routig Cotrol Algorithm i Clos Networks Figure 3 is a schematic of Clos etwork. The most iterestig property of the Clos etwork is its path diversity. Sice the etwork has exactly oe lik betwee every two switch modules i its cosecutive stages, for a Clos etwork with m middle switches, there are m routes from ay iput a to ay output b, oe through each middle stage switch. We also assume that every switch i the etwork has multicast capability, that is, each idle iput lik of a switch ca be simultaeously coected to ay subset of idle output liks of the switch. Sice output stage switches i a v(m,, r) etwork have multicast capability, a multicast coectio ca be described i terms of coectios betwee a iput port ad its correspodig output stage switches. The umber of output stage switches i a multicast coectio is referred to as the faout of the multicast coectio. Let O deote the set of all output stage switches. Based o the structure of the v(m,, r) etwork, we have O = {,,..., r}. First of all, we eed the followig defiitios to characterize the v(m,, r) etwork: To characterize a multicast coectio, we defie the coectio request I i for each iput port i {,..., r} as the subset of the switch modules i the output stage to which i is to be coected i the coectio. It is obvious that I i O = {,,..., r}. To characterize the coectio state betwee the iput stage ad middle stage i a v(m,, r) etwork, for ay iput port i {,..., r}, we refer to the set of middle switches with curretly uused liks to the iput switch associated with iput port i as the available middle switches. To characterize the state of the m switch modules i the middle stage of a three-stage switchig etwork, let M j O = {,..., r}, j = {,,..., m} deote the subset of the switch modules i the output stage to which the middle stage switch j is providig coectio paths from the iput ports. We will refer to the sets M j as the destiatio sets of the middle switches. The etwork cotroller of a Clos-type etwork executes a etwork routig cotrol algorithm to establish coectio path betwee iput ad output ports. Sice the etwork has exactly oe lik betwee every two switch modules i its cosecutive stages, fidig coectio path betwee iput ad output ports is equivalet to fidig the appropriate middle switch. As discussed i [], a routig cotrol strategy plays a importat role i reducig the ouiformity of multicast coectios ad, i tur, reducig the blockig probability of the v(m,, r) multicast etwork. [4] proposed seve differet routig cotrol strategies, amog which the smallest relative cardiality strategy leads to the lowest blockig probability for a v(m,, r) etwork with a much smaller m tha the oblockig coditio. We are goig to utilize this strategy i our algorithm ad here we describe it agai: 4

5 Smallest Relative Cardiality Strategy: Choose a middle switch whose destiatio set has the smallest cardiality with respect to the coectio request (that is, first itersect the coectio request with the destiatio sets ad the choose the smallest cardiality). [4] shows a geeric algorithm for routig i a v(m,, r) multicast etwork as follows:. If there are o available middle switches for the curret coectio request, the exit without makig the coectio; otherwise go to Step.. Choose a ofull middle switch (i.e., a middle switch with at least oe idle output lik) amog the available middle switches for the coectio request accordig to smallest relative cardiality strategy. If o such middle switch exists, the exit without makig the coectio. 3. Realize as large as possible portio of the coectio request i the middle switch chose i Step. 4. Update the coectio request by discardig the portio that is satisfied by the middle switch chose i Step. 5. If the coectio request is oempty, go to Step. Above routig cotrol algorithm is effective i reducig the blockig probability of the multicast etwork. It ca provide a factor of two to three performace improvemet over radom routig. 5. Simulatios ad Aalysis We ow study TATRA algorithm by showig its limitatio o weak Clos etworks ad our improvemet upo it. We will take a look at the traffic models first. 5.. Traffic Models I order to compare our strategies with TATRA, we adopt the traffic models i [7]. Both the icomig traffic ad the schedulig decisio operate i a time-slotted maer. Specific details of the traffic models are as followig: Beroulli Traffic For each iput port, the probability that there is a cell arrivig i each time slot is idetical ad idepedet of ay other time slot. This probability represets the offered load or the arrival rate of each iput port of the switch. Bursty Traffic I the bursty traffic model, cells are geerated by Markov chai which has two states busy ad idle. The chai remais i these two states for a geometrically distributed umber of cell times, with expected duratio E[B] ad E[I], respectively. Durig the busy state, cells destied for the same output ports arrive cotiuously i cosecutive time slots. We set E[B] to be 6 cell times. The packet arrival rate is give by: p = E[B]/(E[B] + E[I]). Our simulated switch is assumed to have ifiite buffers at the iputs. The simulatio rus for typically millio cell times uless the switch becomes ustable (i.e. the cell delays are so huge that the switch is uable to sustai the offered load). 5.. Local Strategies ad Simulatios For compariso, we have implemeted TATRA algorithm with both crossbar ad Clos etwork as switchig fabric. We simulate o 8 8 switches i both cases (v(m, 4, ) for Clos etwork). I the case of Clos etworks, we use the routig cotrol algorithm explaied before. It shows whe the umber of middle stages i Clos etwork is large eough (v(6, 4, ) i this case), it will be oblockig as crossbars. Figure 4 shows they have exactly the same average cell delay as a fuctio of offered load, uder both Beroulli ad bursty traffic. However, with the same traffic load, the cell delay uder Beroulli traffic is much smaller tha uder bursty traffic. This is ca be explaied that the burstiess of traffic will cause more traffic jam ad thus more cell delay. We are more iterested i the simulatio results uder weak (blockig) Clos etworks. TATRA algorithm was origially developed for crossbars, which are oblockig. Whe this algorithm is applied to blockig Clos etworks, cell loss occurs. Our goal is to let the cells go through the blockig Clos etworks without icurrig ay cell loss. We modify the TATRA algorithm to discharge the bottommost row ad preset two local strategies uder weak Clos etworks: Small Faout First Strategy (SFFS): Before dischargig the multicast coectio requests at bottom-most row, we rearrage them i the ascedig order accordig to the cardiality of the faout. The we call the routig cotrol algorithm to realize as may multicast coectio requests as we ca. Recall blockig probability is the ratio betwee the umber of cells blocked i the switch ad the umber of all the cells arrivig at the switch. We compare blockig probabilities of differet size of Clos etworks (v(m, 4, 4) ad v(m, 8, 4)) uder Beroulli traffic (Figure 5). Uder SFFS, the blockig probabilities are decreased i all the cases. Figure 5 also idicates by icreasig the middle stage umber of the Clos etworks, blockig probabilities are decreased dramatically, which ca be see whe v(4, 4, 4) is chaged to v(5, 4, 4) i Figure 5(a) ad v(8, 8, 4) is chaged to v(9, 8, 4) i Figure 5(b). The compariso uder bursty traffic also shows the same tred as Beroulli traffic (Figure 6). 5

6 Crossbars x Clos etworks m=4, without Small Faout First Strategy m=4, with Small Faout First Strategy m=5, without Small Faout First Strategy m=5, with Small Faout First Strategy Average Cell Delay (time slot) 0 0 Blockig Probability (a) Beroulli (a) v(m, 4, 4) Crossbars x Clos etworks m=8, without Small Faout First Strategy m=8, with Small Faout First Strategy m=9, without Small Faout First Strategy m=9, with Small Faout First Strategy Average Cell Delay (time slot) 0 3 Blockig Probability (b) Bursty (b) v(m, 8, 4) Figure 4: Graph of average cell delay (i umber of cell times) as a fuctio of offered load Figure 5: Blockig probabilities of Clos etwork uder Beroulli traffic 6

7 Blockig Probability m=4, without Small Faout First Strategy m=4, with Small Faout First Strategy m=5, without Small Faout First Strategy m=5, with Small Faout First Strategy Figure 6: Blockig probabilities of 6 x 6 Clos etwork uder Bursty traffic Throughput (Cell/cell time) with Peak Cell First Strategy without Peack Cell First Strategy they hold great promise i the future switchig etworks. We therefore apply some existig algorithm to Clos etworks ad propose some schedulig strategies to improve the system performace. It shows our strategies ca improve both the throughput ad blockig probabilities. Our itermediate ext step is to develop a algorithm makig weak Clos etwork oblockig (or almost oblockig) without affectig throughput ad cell delays seriously. The above two local strategies are limited. They oly cosider rearragig the bottom-most row of the coectio request. It is also assumed the blocked cells will be discarded. However, sice there are ifiite iput queues i our case, it is ot reasoable to discard the blocked cells. I the future, we will come up with a robust algorithm to improve the blockig probability uder the coditio of weak Clos etwork, while at the same time, the throughput ad cell delay will ot deteriorate too much. The basic idea will be recirculatio, which meas if the local strategies caot help, the blocked cells have to be kept i the iput queues ad rescheduled i the ext time slot. Of course, this will cause more cell delay. I our future research, we will also cosider: Multiple queues per iput port Eve though the VOQ implemetatio i multicast is impractical due to the expoetial growth of the umber of queues for each iput, it is still feasible to use multiple queues per iput for multicast schedulig. [0] has addressed this issue. However these algorithms are all heuristic simulatios without ay theoretical justificatio. Further aalytical model eed to be developed for better justificatio. Figure 7: Throughput of v(4,4,4) Clos etwork Peak Cell First Strategy (PCFS): Before dischargig the multicast coectio requests at bottom-most row, we rearrage them i the order so that multicast coectio requests with peak cells come first. The we call the routig cotrol algorithm to realize as may multicast coectio requests as we ca. We apply PCFS strategy to v(4, 4, 4) Clos etwork. The simulatio of throughput as a fuctio of offered load is give i Figure 7. At above saturated load, the PCFS strategy ca improve the throughput performace. 6 Coclusio ad Future Cosideratios Curret multicast schedulig algorithms are developed o crossbars, ot o MINs such as Clos etworks, eve though Radomizatio Algorithms Radomizatio algorithms have bee applied to the desig of iput-queued switch schedulers [9, ]. However, as far as we kow, radomizatio algorithms have ot yet bee applied to multicast switchig etworks. Clos etwork as the switchig fabric For most of the multicast algorithms discussed above, they have oe poit i commo: they are all cetered aroud the selectio policy to overcome output port cotetio. I the case of blockig Clos etwork, we are more cocered about the iteral blockig. Related algorithms eed to be desiged to cope with iteral blockig. 7 Ackowledgmets I am very grateful to Professor Yuayua Yag for her suggestios ad guidaces whe I was workig o this project. 7

8 Refereces [] Schedulig algorithms for iput-queued switches: Radomized techiques ad experimetal evaluatio, 000. [] H. J. Chao ad B. S. Choe. Desig ad aalysis of a large scale multicast output buffered atm switch. IEEE/ACM Trasactios o Networkig, 3(), 995. [3] H. J. Chao, B. S. Choe, J. S. Park, ad N. Uzu. Desig ad implemetatio of abacus switch: a scalable multicast atm switch. IEEE Joural o Selected Areas i Commuicatios, 5(5): , 997. [4] X. Che ad J. F. Hayes. Call schedulig i multicastig packet swichig. I Proc. IEEE ICC, pages , 99. [5] X. Che, J. F. Hayes, ad M. K. Mehmet-Ali. Performace compariso of two iput access methods for a multicast switch. IEEE Trasactios o Commuicatios, 4(5), 994. [6] C. Clos. A study of o-blockig switchig etworks. Bell Syst. Tech. J., 8:406 44, 953. [7] S. E. Deerig ad D. R. Cheritio. Multicast routig i datagram iteretworks ad exteded las. ACM Trasactios o Computer Systems, 8(), pages = 85-0, year = 990,). [8] H. Eriksso. Mboe: the multicast backboe. Commuicatios of the ACM, 37. [7] B. Prabhakar, N. McKeow, ad R. Ahuja. Multicast schedulig for iput-queued switches. IEEE Joural o Selected Areas i Commuicatios, 5(5):855 66, 997. [8] K. J. Schultz ad P. G. Gulak. Multicast cotetio resolutio with sigle-cycle widowig usig cotet addressable fifo s. IEEE/ACM Trasactios o Networkig, 4:73 74, 996. [9] D. Shah, P. Giaccoe, ad B. Prabhakar. Efficiet radomized algorithms for iput-queued switch schedulig. IEEE Micro, ():9 5, 000. [0] J. S. Turer. Desig of a broadcast switchig etwork. I Proc. IEEE Ifocom, pages , 986. [] Luca Veltri. Maximum throughput i multicast queued packet switches. I Proc. of ICC, volume 7, pages , 00. [] Y. Yag ad G. M. Masso. Noblockig broadcast switchig etworks. IEEE Trasactios o Computers, 40(9):005 05, 99. [3] Y. Yag ad G. M. Masso. Broadcast rig sadwich etworks. IEEE Trasactios o Computers, 44:69 80, 995. [4] Y. Yag ad J. Wag. O blockig probability of multicast etworks. IEEE Trasactios o Commuicatios, 46(7): , 998. [9] M. H. Guo ad R. S. Chag. Multicast atm switches: Survey ad performace evaluatio. ACM Computer Commuicatio Review, 8:98 3, 998. [0] S. Gupta ad A. Aziz. Multicast schedulig for switches with multiple iput-queues. I Proc. of Hot Itercoects X, 00. [] A. Huag. Starlite: a widebad digital switch, 984. [] F. K. Hwag ad A. Jajszczyk. O oblockig multicoectio etworks. IEEE Trasactios o Commuicatios, 34:038 04, 986. [3] M. Karol ad M. Hluchyj. Queueig i high performace packet switchig. IEEE Joural o Selected Areas i Commuicatios, 6(9):587 97, 988. [4] T. T. Lee. Noblockig copy etworks for multicast packet switchig. IEEE Joural o Selected Areas i Commuicatios, pages , 988. [5] G. M. Masso ad B. W. Jorda. Geeralized multistage coectio etworks. Networks, :9 09, 97. [6] V. Paxso. Growth treds i wide-area tcp coectios. 8(4), pages = 8-7, year = 994,). 8

1. SWITCHING FUNDAMENTALS

1. SWITCHING FUNDAMENTALS . SWITCING FUNDMENTLS Switchig is the provisio of a o-demad coectio betwee two ed poits. Two distict switchig techiques are employed i commuicatio etwors-- circuit switchig ad pacet switchig. Circuit switchig

More information

Switch Construction CS

Switch Construction CS Switch Costructio CS 00 Workstatio-Based Aggregate badwidth /2 of the I/O bus badwidth capacity shared amog all hosts coected to switch example: Gbps bus ca support 5 x 00Mbps ports (i theory) I/O bus

More information

Switching Hardware. Spring 2018 CS 438 Staff, University of Illinois 1

Switching Hardware. Spring 2018 CS 438 Staff, University of Illinois 1 Switchig Hardware Sprig 208 CS 438 Staff, Uiversity of Illiois Where are we? Uderstad Differet ways to move through a etwork (forwardig) Read sigs at each switch (datagram) Follow a kow path (virtual circuit)

More information

On Nonblocking Folded-Clos Networks in Computer Communication Environments

On Nonblocking Folded-Clos Networks in Computer Communication Environments O Noblockig Folded-Clos Networks i Computer Commuicatio Eviromets Xi Yua Departmet of Computer Sciece, Florida State Uiversity, Tallahassee, FL 3306 xyua@cs.fsu.edu Abstract Folded-Clos etworks, also referred

More information

The Penta-S: A Scalable Crossbar Network for Distributed Shared Memory Multiprocessor Systems

The Penta-S: A Scalable Crossbar Network for Distributed Shared Memory Multiprocessor Systems The Peta-S: A Scalable Crossbar Network for Distributed Shared Memory Multiprocessor Systems Abdulkarim Ayyad Departmet of Computer Egieerig, Al-Quds Uiversity, Jerusalem, P.O. Box 20002 Tel: 02-2797024,

More information

Announcements. Reading. Project #4 is on the web. Homework #1. Midterm #2. Chapter 4 ( ) Note policy about project #3 missing components

Announcements. Reading. Project #4 is on the web. Homework #1. Midterm #2. Chapter 4 ( ) Note policy about project #3 missing components Aoucemets Readig Chapter 4 (4.1-4.2) Project #4 is o the web ote policy about project #3 missig compoets Homework #1 Due 11/6/01 Chapter 6: 4, 12, 24, 37 Midterm #2 11/8/01 i class 1 Project #4 otes IPv6Iit,

More information

Elementary Educational Computer

Elementary Educational Computer Chapter 5 Elemetary Educatioal Computer. Geeral structure of the Elemetary Educatioal Computer (EEC) The EEC coforms to the 5 uits structure defied by vo Neuma's model (.) All uits are preseted i a simplified

More information

Adaptive Resource Allocation for Electric Environmental Pollution through the Control Network

Adaptive Resource Allocation for Electric Environmental Pollution through the Control Network Available olie at www.sciecedirect.com Eergy Procedia 6 (202) 60 64 202 Iteratioal Coferece o Future Eergy, Eviromet, ad Materials Adaptive Resource Allocatio for Electric Evirometal Pollutio through the

More information

Improvement of the Orthogonal Code Convolution Capabilities Using FPGA Implementation

Improvement of the Orthogonal Code Convolution Capabilities Using FPGA Implementation Improvemet of the Orthogoal Code Covolutio Capabilities Usig FPGA Implemetatio Naima Kaabouch, Member, IEEE, Apara Dhirde, Member, IEEE, Saleh Faruque, Member, IEEE Departmet of Electrical Egieerig, Uiversity

More information

Ones Assignment Method for Solving Traveling Salesman Problem

Ones Assignment Method for Solving Traveling Salesman Problem Joural of mathematics ad computer sciece 0 (0), 58-65 Oes Assigmet Method for Solvig Travelig Salesma Problem Hadi Basirzadeh Departmet of Mathematics, Shahid Chamra Uiversity, Ahvaz, Ira Article history:

More information

Traditional queuing behaviour in routers. Scheduling and queue management. Questions. Scheduling mechanisms. Scheduling [1] Scheduling [2]

Traditional queuing behaviour in routers. Scheduling and queue management. Questions. Scheduling mechanisms. Scheduling [1] Scheduling [2] Traditioal queuig behaviour i routers Schedulig ad queue maagemet Data trasfer: datagrams: idividual packets o recogitio of flows coectioless: o sigallig Forwardig: based o per-datagram, forwardig table

More information

Lecture 5. Counting Sort / Radix Sort

Lecture 5. Counting Sort / Radix Sort Lecture 5. Coutig Sort / Radix Sort T. H. Corme, C. E. Leiserso ad R. L. Rivest Itroductio to Algorithms, 3rd Editio, MIT Press, 2009 Sugkyukwa Uiversity Hyuseug Choo choo@skku.edu Copyright 2000-2018

More information

CSC 220: Computer Organization Unit 11 Basic Computer Organization and Design

CSC 220: Computer Organization Unit 11 Basic Computer Organization and Design College of Computer ad Iformatio Scieces Departmet of Computer Sciece CSC 220: Computer Orgaizatio Uit 11 Basic Computer Orgaizatio ad Desig 1 For the rest of the semester, we ll focus o computer architecture:

More information

3D Model Retrieval Method Based on Sample Prediction

3D Model Retrieval Method Based on Sample Prediction 20 Iteratioal Coferece o Computer Commuicatio ad Maagemet Proc.of CSIT vol.5 (20) (20) IACSIT Press, Sigapore 3D Model Retrieval Method Based o Sample Predictio Qigche Zhag, Ya Tag* School of Computer

More information

Lecture 28: Data Link Layer

Lecture 28: Data Link Layer Automatic Repeat Request (ARQ) 2. Go ack N ARQ Although the Stop ad Wait ARQ is very simple, you ca easily show that it has very the low efficiecy. The low efficiecy comes from the fact that the trasmittig

More information

A QoS Provisioning mechanism of Real-time Wireless USB Transfers for Smart HDTV Multimedia Services

A QoS Provisioning mechanism of Real-time Wireless USB Transfers for Smart HDTV Multimedia Services A QoS Provisioig mechaism of Real-time Wireless USB Trasfers for Smart HDTV Multimedia Services Ji-Woo im 1, yeog Hur 2, Jog-Geu Jeog 3, Dog Hoo Lee 4, Moo Sog Yeu 5, Yeowoo Lee 6 ad Seog Ro Lee 7 1 Istitute

More information

IMP: Superposer Integrated Morphometrics Package Superposition Tool

IMP: Superposer Integrated Morphometrics Package Superposition Tool IMP: Superposer Itegrated Morphometrics Package Superpositio Tool Programmig by: David Lieber ( 03) Caisius College 200 Mai St. Buffalo, NY 4208 Cocept by: H. David Sheets, Dept. of Physics, Caisius College

More information

performance to the performance they can experience when they use the services from a xed location.

performance to the performance they can experience when they use the services from a xed location. I the Proceedigs of The First Aual Iteratioal Coferece o Mobile Computig ad Networkig (MobiCom 9) November -, 99, Berkeley, Califoria USA Performace Compariso of Mobile Support Strategies Rieko Kadobayashi

More information

Lecture Notes 6 Introduction to algorithm analysis CSS 501 Data Structures and Object-Oriented Programming

Lecture Notes 6 Introduction to algorithm analysis CSS 501 Data Structures and Object-Oriented Programming Lecture Notes 6 Itroductio to algorithm aalysis CSS 501 Data Structures ad Object-Orieted Programmig Readig for this lecture: Carrao, Chapter 10 To be covered i this lecture: Itroductio to algorithm aalysis

More information

One advantage that SONAR has over any other music-sequencing product I ve worked

One advantage that SONAR has over any other music-sequencing product I ve worked *gajedra* D:/Thomso_Learig_Projects/Garrigus_163132/z_productio/z_3B2_3D_files/Garrigus_163132_ch17.3d, 14/11/08/16:26:39, 16:26, page: 647 17 CAL 101 Oe advatage that SONAR has over ay other music-sequecig

More information

FAST BIT-REVERSALS ON UNIPROCESSORS AND SHARED-MEMORY MULTIPROCESSORS

FAST BIT-REVERSALS ON UNIPROCESSORS AND SHARED-MEMORY MULTIPROCESSORS SIAM J. SCI. COMPUT. Vol. 22, No. 6, pp. 2113 2134 c 21 Society for Idustrial ad Applied Mathematics FAST BIT-REVERSALS ON UNIPROCESSORS AND SHARED-MEMORY MULTIPROCESSORS ZHAO ZHANG AND XIAODONG ZHANG

More information

Optimization for framework design of new product introduction management system Ma Ying, Wu Hongcui

Optimization for framework design of new product introduction management system Ma Ying, Wu Hongcui 2d Iteratioal Coferece o Electrical, Computer Egieerig ad Electroics (ICECEE 2015) Optimizatio for framework desig of ew product itroductio maagemet system Ma Yig, Wu Hogcui Tiaji Electroic Iformatio Vocatioal

More information

Pseudocode ( 1.1) Analysis of Algorithms. Primitive Operations. Pseudocode Details. Running Time ( 1.1) Estimating performance

Pseudocode ( 1.1) Analysis of Algorithms. Primitive Operations. Pseudocode Details. Running Time ( 1.1) Estimating performance Aalysis of Algorithms Iput Algorithm Output A algorithm is a step-by-step procedure for solvig a problem i a fiite amout of time. Pseudocode ( 1.1) High-level descriptio of a algorithm More structured

More information

CMSC Computer Architecture Lecture 12: Virtual Memory. Prof. Yanjing Li University of Chicago

CMSC Computer Architecture Lecture 12: Virtual Memory. Prof. Yanjing Li University of Chicago CMSC 22200 Computer Architecture Lecture 12: Virtual Memory Prof. Yajig Li Uiversity of Chicago A System with Physical Memory Oly Examples: most Cray machies early PCs Memory early all embedded systems

More information

Chapter 3 Classification of FFT Processor Algorithms

Chapter 3 Classification of FFT Processor Algorithms Chapter Classificatio of FFT Processor Algorithms The computatioal complexity of the Discrete Fourier trasform (DFT) is very high. It requires () 2 complex multiplicatios ad () complex additios [5]. As

More information

A New Morphological 3D Shape Decomposition: Grayscale Interframe Interpolation Method

A New Morphological 3D Shape Decomposition: Grayscale Interframe Interpolation Method A ew Morphological 3D Shape Decompositio: Grayscale Iterframe Iterpolatio Method D.. Vizireau Politehica Uiversity Bucharest, Romaia ae@comm.pub.ro R. M. Udrea Politehica Uiversity Bucharest, Romaia mihea@comm.pub.ro

More information

Algorithms for Disk Covering Problems with the Most Points

Algorithms for Disk Covering Problems with the Most Points Algorithms for Disk Coverig Problems with the Most Poits Bi Xiao Departmet of Computig Hog Kog Polytechic Uiversity Hug Hom, Kowloo, Hog Kog csbxiao@comp.polyu.edu.hk Qigfeg Zhuge, Yi He, Zili Shao, Edwi

More information

An Improved Shuffled Frog-Leaping Algorithm for Knapsack Problem

An Improved Shuffled Frog-Leaping Algorithm for Knapsack Problem A Improved Shuffled Frog-Leapig Algorithm for Kapsack Problem Zhoufag Li, Ya Zhou, ad Peg Cheg School of Iformatio Sciece ad Egieerig Hea Uiversity of Techology ZhegZhou, Chia lzhf1978@126.com Abstract.

More information

1 Graph Sparsfication

1 Graph Sparsfication CME 305: Discrete Mathematics ad Algorithms 1 Graph Sparsficatio I this sectio we discuss the approximatio of a graph G(V, E) by a sparse graph H(V, F ) o the same vertex set. I particular, we cosider

More information

Appendix D. Controller Implementation

Appendix D. Controller Implementation COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Appedix D Cotroller Implemetatio Cotroller Implemetatios Combiatioal logic (sigle-cycle); Fiite state machie (multi-cycle, pipelied);

More information

A SOFTWARE MODEL FOR THE MULTILAYER PERCEPTRON

A SOFTWARE MODEL FOR THE MULTILAYER PERCEPTRON A SOFTWARE MODEL FOR THE MULTILAYER PERCEPTRON Roberto Lopez ad Eugeio Oñate Iteratioal Ceter for Numerical Methods i Egieerig (CIMNE) Edificio C1, Gra Capitá s/, 08034 Barceloa, Spai ABSTRACT I this work

More information

Lower Bounds for Sorting

Lower Bounds for Sorting Liear Sortig Topics Covered: Lower Bouds for Sortig Coutig Sort Radix Sort Bucket Sort Lower Bouds for Sortig Compariso vs. o-compariso sortig Decisio tree model Worst case lower boud Compariso Sortig

More information

Lecture 1: Introduction and Strassen s Algorithm

Lecture 1: Introduction and Strassen s Algorithm 5-750: Graduate Algorithms Jauary 7, 08 Lecture : Itroductio ad Strasse s Algorithm Lecturer: Gary Miller Scribe: Robert Parker Itroductio Machie models I this class, we will primarily use the Radom Access

More information

Chapter 4 The Datapath

Chapter 4 The Datapath The Ageda Chapter 4 The Datapath Based o slides McGraw-Hill Additioal material 24/25/26 Lewis/Marti Additioal material 28 Roth Additioal material 2 Taylor Additioal material 2 Farmer Tae the elemets that

More information

APPLICATION NOTE PACE1750AE BUILT-IN FUNCTIONS

APPLICATION NOTE PACE1750AE BUILT-IN FUNCTIONS APPLICATION NOTE PACE175AE BUILT-IN UNCTIONS About This Note This applicatio brief is iteded to explai ad demostrate the use of the special fuctios that are built ito the PACE175AE processor. These powerful

More information

CIS 121 Data Structures and Algorithms with Java Spring Stacks, Queues, and Heaps Monday, February 18 / Tuesday, February 19

CIS 121 Data Structures and Algorithms with Java Spring Stacks, Queues, and Heaps Monday, February 18 / Tuesday, February 19 CIS Data Structures ad Algorithms with Java Sprig 09 Stacks, Queues, ad Heaps Moday, February 8 / Tuesday, February 9 Stacks ad Queues Recall the stack ad queue ADTs (abstract data types from lecture.

More information

Python Programming: An Introduction to Computer Science

Python Programming: An Introduction to Computer Science Pytho Programmig: A Itroductio to Computer Sciece Chapter 1 Computers ad Programs 1 Objectives To uderstad the respective roles of hardware ad software i a computig system. To lear what computer scietists

More information

27 Refraction, Dispersion, Internal Reflection

27 Refraction, Dispersion, Internal Reflection Chapter 7 Refractio, Dispersio, Iteral Reflectio 7 Refractio, Dispersio, Iteral Reflectio Whe we talked about thi film iterferece, we said that whe light ecouters a smooth iterface betwee two trasparet

More information

Course Site: Copyright 2012, Elsevier Inc. All rights reserved.

Course Site:   Copyright 2012, Elsevier Inc. All rights reserved. Course Site: http://cc.sjtu.edu.c/g2s/site/aca.html 1 Computer Architecture A Quatitative Approach, Fifth Editio Chapter 2 Memory Hierarchy Desig 2 Outlie Memory Hierarchy Cache Desig Basic Cache Optimizatios

More information

The isoperimetric problem on the hypercube

The isoperimetric problem on the hypercube The isoperimetric problem o the hypercube Prepared by: Steve Butler November 2, 2005 1 The isoperimetric problem We will cosider the -dimesioal hypercube Q Recall that the hypercube Q is a graph whose

More information

Pattern Recognition Systems Lab 1 Least Mean Squares

Pattern Recognition Systems Lab 1 Least Mean Squares Patter Recogitio Systems Lab 1 Least Mea Squares 1. Objectives This laboratory work itroduces the OpeCV-based framework used throughout the course. I this assigmet a lie is fitted to a set of poits usig

More information

MAC Throughput Improvement Using Adaptive Contention Window

MAC Throughput Improvement Using Adaptive Contention Window Joural of Computer ad Commuicatios, 2015, 3, 1 14 Published Olie Jauary 2015 i SciRes. http://www.scirp.org/joural/jcc http://dx.doi.org/10.4236/jcc.2015.31001 MAC Throughput Improvemet Usig Adaptive Cotetio

More information

The Magma Database file formats

The Magma Database file formats The Magma Database file formats Adrew Gaylard, Bret Pikey, ad Mart-Mari Breedt Johaesburg, South Africa 15th May 2006 1 Summary Magma is a ope-source object database created by Chris Muller, of Kasas City,

More information

How do we evaluate algorithms?

How do we evaluate algorithms? F2 Readig referece: chapter 2 + slides Algorithm complexity Big O ad big Ω To calculate ruig time Aalysis of recursive Algorithms Next time: Litterature: slides mostly The first Algorithm desig methods:

More information

Analysis of Server Resource Consumption of Meteorological Satellite Application System Based on Contour Curve

Analysis of Server Resource Consumption of Meteorological Satellite Application System Based on Contour Curve Advaces i Computer, Sigals ad Systems (2018) 2: 19-25 Clausius Scietific Press, Caada Aalysis of Server Resource Cosumptio of Meteorological Satellite Applicatio System Based o Cotour Curve Xiagag Zhao

More information

Design of efficient, virtual non-blocking optical switches

Design of efficient, virtual non-blocking optical switches Desig of efficiet, virtual o-blockig otical switches Larry F. Lid, Michael Sratt Mobile Systems ad Services Laboratory HP Laboratories Bristol HPL-200-239 March 3 th, 2002* otical switchig, switch desig

More information

Alpha Individual Solutions MAΘ National Convention 2013

Alpha Individual Solutions MAΘ National Convention 2013 Alpha Idividual Solutios MAΘ Natioal Covetio 0 Aswers:. D. A. C 4. D 5. C 6. B 7. A 8. C 9. D 0. B. B. A. D 4. C 5. A 6. C 7. B 8. A 9. A 0. C. E. B. D 4. C 5. A 6. D 7. B 8. C 9. D 0. B TB. 570 TB. 5

More information

Running Time. Analysis of Algorithms. Experimental Studies. Limitations of Experiments

Running Time. Analysis of Algorithms. Experimental Studies. Limitations of Experiments Ruig Time Aalysis of Algorithms Iput Algorithm Output A algorithm is a step-by-step procedure for solvig a problem i a fiite amout of time. Most algorithms trasform iput objects ito output objects. The

More information

UNIVERSITY OF MORATUWA

UNIVERSITY OF MORATUWA UNIVERSITY OF MORATUWA FACULTY OF ENGINEERING DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING B.Sc. Egieerig 2014 Itake Semester 2 Examiatio CS2052 COMPUTER ARCHITECTURE Time allowed: 2 Hours Jauary 2016

More information

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5 Morga Kaufma Publishers 26 February, 28 COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 5 Set-Associative Cache Architecture Performace Summary Whe CPU performace icreases:

More information

Basic allocator mechanisms The course that gives CMU its Zip! Memory Management II: Dynamic Storage Allocation Mar 6, 2000.

Basic allocator mechanisms The course that gives CMU its Zip! Memory Management II: Dynamic Storage Allocation Mar 6, 2000. 5-23 The course that gives CM its Zip Memory Maagemet II: Dyamic Storage Allocatio Mar 6, 2000 Topics Segregated lists Buddy system Garbage collectio Mark ad Sweep Copyig eferece coutig Basic allocator

More information

Data Structures and Algorithms. Analysis of Algorithms

Data Structures and Algorithms. Analysis of Algorithms Data Structures ad Algorithms Aalysis of Algorithms Outlie Ruig time Pseudo-code Big-oh otatio Big-theta otatio Big-omega otatio Asymptotic algorithm aalysis Aalysis of Algorithms Iput Algorithm Output

More information

Python Programming: An Introduction to Computer Science

Python Programming: An Introduction to Computer Science Pytho Programmig: A Itroductio to Computer Sciece Chapter 6 Defiig Fuctios Pytho Programmig, 2/e 1 Objectives To uderstad why programmers divide programs up ito sets of cooperatig fuctios. To be able to

More information

Data diverse software fault tolerance techniques

Data diverse software fault tolerance techniques Data diverse software fault tolerace techiques Complemets desig diversity by compesatig for desig diversity s s limitatios Ivolves obtaiig a related set of poits i the program data space, executig the

More information

Running Time ( 3.1) Analysis of Algorithms. Experimental Studies. Limitations of Experiments

Running Time ( 3.1) Analysis of Algorithms. Experimental Studies. Limitations of Experiments Ruig Time ( 3.1) Aalysis of Algorithms Iput Algorithm Output A algorithm is a step- by- step procedure for solvig a problem i a fiite amout of time. Most algorithms trasform iput objects ito output objects.

More information

Analysis of Algorithms

Analysis of Algorithms Aalysis of Algorithms Iput Algorithm Output A algorithm is a step-by-step procedure for solvig a problem i a fiite amout of time. Ruig Time Most algorithms trasform iput objects ito output objects. The

More information

CS 683: Advanced Design and Analysis of Algorithms

CS 683: Advanced Design and Analysis of Algorithms CS 683: Advaced Desig ad Aalysis of Algorithms Lecture 6, February 1, 2008 Lecturer: Joh Hopcroft Scribes: Shaomei Wu, Etha Feldma February 7, 2008 1 Threshold for k CNF Satisfiability I the previous lecture,

More information

Traffic Models and QoS

Traffic Models and QoS Traffic Models ad QoS TELE4642: Week9 Ackowledgemet: Some slides are adapted from Computer Networkig: A Top Dow Approach Featurig the Iteret, 2 d editio, J.F Kurose ad K.W. Ross All Rights Reserved, copyright

More information

. Written in factored form it is easy to see that the roots are 2, 2, i,

. Written in factored form it is easy to see that the roots are 2, 2, i, CMPS A Itroductio to Programmig Programmig Assigmet 4 I this assigmet you will write a java program that determies the real roots of a polyomial that lie withi a specified rage. Recall that the roots (or

More information

BASED ON ITERATIVE ERROR-CORRECTION

BASED ON ITERATIVE ERROR-CORRECTION A COHPARISO OF CRYPTAALYTIC PRICIPLES BASED O ITERATIVE ERROR-CORRECTIO Miodrag J. MihaljeviC ad Jova Dj. GoliC Istitute of Applied Mathematics ad Electroics. Belgrade School of Electrical Egieerig. Uiversity

More information

Term Project Report. This component works to detect gesture from the patient as a sign of emergency message and send it to the emergency manager.

Term Project Report. This component works to detect gesture from the patient as a sign of emergency message and send it to the emergency manager. CS2310 Fial Project Loghao Li Term Project Report Itroductio I this project, I worked o expadig exercise 4. What I focused o is makig the real gesture recogizig sesor ad desig proper gestures ad recogizig

More information

% Sun Logo for. X3T10/95-229, Revision 0. April 18, 1998

% Sun Logo for. X3T10/95-229, Revision 0. April 18, 1998 Su Microsystems, Ic. 2550 Garcia Aveue Moutai View, CA 94045 415 960-1300 X3T10/95-229, Revisio 0 April 18, 1998 % Su Logo for Joh Lohmeyer Chairperso, X3T10 Symbios Logic Ic. 1635 Aeroplaza Drive Colorado

More information

1 Enterprise Modeler

1 Enterprise Modeler 1 Eterprise Modeler Itroductio I BaaERP, a Busiess Cotrol Model ad a Eterprise Structure Model for multi-site cofiguratios are itroduced. Eterprise Structure Model Busiess Cotrol Models Busiess Fuctio

More information

BOOLEAN MATHEMATICS: GENERAL THEORY

BOOLEAN MATHEMATICS: GENERAL THEORY CHAPTER 3 BOOLEAN MATHEMATICS: GENERAL THEORY 3.1 ISOMORPHIC PROPERTIES The ame Boolea Arithmetic was chose because it was discovered that literal Boolea Algebra could have a isomorphic umerical aspect.

More information

End Semester Examination CSE, III Yr. (I Sem), 30002: Computer Organization

End Semester Examination CSE, III Yr. (I Sem), 30002: Computer Organization Ed Semester Examiatio 2013-14 CSE, III Yr. (I Sem), 30002: Computer Orgaizatio Istructios: GROUP -A 1. Write the questio paper group (A, B, C, D), o frot page top of aswer book, as per what is metioed

More information

Lecture 6. Lecturer: Ronitt Rubinfeld Scribes: Chen Ziv, Eliav Buchnik, Ophir Arie, Jonathan Gradstein

Lecture 6. Lecturer: Ronitt Rubinfeld Scribes: Chen Ziv, Eliav Buchnik, Ophir Arie, Jonathan Gradstein 068.670 Subliear Time Algorithms November, 0 Lecture 6 Lecturer: Roitt Rubifeld Scribes: Che Ziv, Eliav Buchik, Ophir Arie, Joatha Gradstei Lesso overview. Usig the oracle reductio framework for approximatig

More information

On (K t e)-saturated Graphs

On (K t e)-saturated Graphs Noame mauscript No. (will be iserted by the editor O (K t e-saturated Graphs Jessica Fuller Roald J. Gould the date of receipt ad acceptace should be iserted later Abstract Give a graph H, we say a graph

More information

Enhancing Cloud Computing Scheduling based on Queuing Models

Enhancing Cloud Computing Scheduling based on Queuing Models Ehacig Cloud Computig Schedulig based o Queuig Models Mohamed Eisa Computer Sciece Departmet, Port Said Uiversity, 42526 Port Said, Egypt E. I. Esedimy Computer Sciece Departmet, Masoura Uiversity, Masoura,

More information

What are we going to learn? CSC Data Structures Analysis of Algorithms. Overview. Algorithm, and Inputs

What are we going to learn? CSC Data Structures Analysis of Algorithms. Overview. Algorithm, and Inputs What are we goig to lear? CSC316-003 Data Structures Aalysis of Algorithms Computer Sciece North Carolia State Uiversity Need to say that some algorithms are better tha others Criteria for evaluatio Structure

More information

CMSC Computer Architecture Lecture 11: More Caches. Prof. Yanjing Li University of Chicago

CMSC Computer Architecture Lecture 11: More Caches. Prof. Yanjing Li University of Chicago CMSC 22200 Computer Architecture Lecture 11: More Caches Prof. Yajig Li Uiversity of Chicago Lecture Outlie Caches 2 Review Memory hierarchy Cache basics Locality priciples Spatial ad temporal How to access

More information

The Counterchanged Crossed Cube Interconnection Network and Its Topology Properties

The Counterchanged Crossed Cube Interconnection Network and Its Topology Properties WSEAS TRANSACTIONS o COMMUNICATIONS Wag Xiyag The Couterchaged Crossed Cube Itercoectio Network ad Its Topology Properties WANG XINYANG School of Computer Sciece ad Egieerig South Chia Uiversity of Techology

More information

Sectio 4, a prototype project of settig field weight with AHP method is developed ad the experimetal results are aalyzed. Fially, we coclude our work

Sectio 4, a prototype project of settig field weight with AHP method is developed ad the experimetal results are aalyzed. Fially, we coclude our work 200 2d Iteratioal Coferece o Iformatio ad Multimedia Techology (ICIMT 200) IPCSIT vol. 42 (202) (202) IACSIT Press, Sigapore DOI: 0.7763/IPCSIT.202.V42.0 Idex Weight Decisio Based o AHP for Iformatio Retrieval

More information

GTS Scheduling Scheme for Real-Time Communication in IEEE Industrial Wireless Sensor Networks

GTS Scheduling Scheme for Real-Time Communication in IEEE Industrial Wireless Sensor Networks Idia Joural of Sciece ad Techology, Vol 9(7), DOI:.7485/ijst/6/v9i7/87734, February 6 ISSN (Prit) : 974-6846 ISSN (Olie) : 974-5645 GTS Schedulig Scheme for Real-Time Commuicatio i IEEE8.5.4 Idustrial

More information

Introduction to Network Technologies & Layered Architecture BUPT/QMUL

Introduction to Network Technologies & Layered Architecture BUPT/QMUL Itroductio to Network Techologies & Layered Architecture BUPT/QMUL 2018-3-12 Review What is the Iteret? How does it work? Whe & how did it come about? Who cotrols it? Where is it goig? 2 Ageda Basic Network

More information

Multiprocessors. HPC Prof. Robert van Engelen

Multiprocessors. HPC Prof. Robert van Engelen Multiprocessors Prof. Robert va Egele Overview The PMS model Shared memory multiprocessors Basic shared memory systems SMP, Multicore, ad COMA Distributed memory multicomputers MPP systems Network topologies

More information

Efficient Synthesis of Networks On Chip

Efficient Synthesis of Networks On Chip Efficiet Sythesis of Networks O Chip Alessadro Pito Luca P. Carloi Alberto L. Sagiovai-Vicetelli EECS Departmet, Uiversity of Califoria at Berkeley, Berkeley, CA 947-77 Abstract We propose a efficiet heuristic

More information

Media Access Protocols. Spring 2018 CS 438 Staff, University of Illinois 1

Media Access Protocols. Spring 2018 CS 438 Staff, University of Illinois 1 Media Access Protocols Sprig 2018 CS 438 Staff, Uiversity of Illiois 1 Where are We? you are here 00010001 11001001 00011101 A midterm is here Sprig 2018 CS 438 Staff, Uiversity of Illiois 2 Multiple Access

More information

Bayesian approach to reliability modelling for a probability of failure on demand parameter

Bayesian approach to reliability modelling for a probability of failure on demand parameter Bayesia approach to reliability modellig for a probability of failure o demad parameter BÖRCSÖK J., SCHAEFER S. Departmet of Computer Architecture ad System Programmig Uiversity Kassel, Wilhelmshöher Allee

More information

IS-IS in Detail. ISP Workshops

IS-IS in Detail. ISP Workshops IS-IS i Detail ISP Workshops These materials are licesed uder the Creative Commos Attributio-NoCommercial 4.0 Iteratioal licese (http://creativecommos.org/liceses/by-c/4.0/) Last updated 27 th November

More information

Performance Analysis of Multiclass FIFO: Motivation, Difficulty and a Network Calculus Approach

Performance Analysis of Multiclass FIFO: Motivation, Difficulty and a Network Calculus Approach Performace Aalysis of Multiclass FIFO: Motivatio, Difficulty ad a Network alculus Approach Yumig Jiag Norwegia Uiversity of Sciece ad Techology (NTNU) 1 19 March 2014, 2d Workshop o Network alculus, Bamberg,

More information

On Infinite Groups that are Isomorphic to its Proper Infinite Subgroup. Jaymar Talledo Balihon. Abstract

On Infinite Groups that are Isomorphic to its Proper Infinite Subgroup. Jaymar Talledo Balihon. Abstract O Ifiite Groups that are Isomorphic to its Proper Ifiite Subgroup Jaymar Talledo Baliho Abstract Two groups are isomorphic if there exists a isomorphism betwee them Lagrage Theorem states that the order

More information

Hash Tables. Presentation for use with the textbook Algorithm Design and Applications, by M. T. Goodrich and R. Tamassia, Wiley, 2015.

Hash Tables. Presentation for use with the textbook Algorithm Design and Applications, by M. T. Goodrich and R. Tamassia, Wiley, 2015. Presetatio for use with the textbook Algorithm Desig ad Applicatios, by M. T. Goodrich ad R. Tamassia, Wiley, 2015 Hash Tables xkcd. http://xkcd.com/221/. Radom Number. Used with permissio uder Creative

More information

prerequisites: 6.046, 6.041/2, ability to do proofs Randomized algorithms: make random choices during run. Main benefits:

prerequisites: 6.046, 6.041/2, ability to do proofs Randomized algorithms: make random choices during run. Main benefits: Itro Admiistrivia. Sigup sheet. prerequisites: 6.046, 6.041/2, ability to do proofs homework weekly (first ext week) collaboratio idepedet homeworks gradig requiremet term project books. questio: scribig?

More information

FREQUENCY ESTIMATION OF INTERNET PACKET STREAMS WITH LIMITED SPACE: UPPER AND LOWER BOUNDS

FREQUENCY ESTIMATION OF INTERNET PACKET STREAMS WITH LIMITED SPACE: UPPER AND LOWER BOUNDS FREQUENCY ESTIMATION OF INTERNET PACKET STREAMS WITH LIMITED SPACE: UPPER AND LOWER BOUNDS Prosejit Bose Evagelos Kraakis Pat Mori Yihui Tag School of Computer Sciece, Carleto Uiversity {jit,kraakis,mori,y

More information

CHAPTER IV: GRAPH THEORY. Section 1: Introduction to Graphs

CHAPTER IV: GRAPH THEORY. Section 1: Introduction to Graphs CHAPTER IV: GRAPH THEORY Sectio : Itroductio to Graphs Sice this class is called Number-Theoretic ad Discrete Structures, it would be a crime to oly focus o umber theory regardless how woderful those topics

More information

Lecture 7 7 Refraction and Snell s Law Reading Assignment: Read Kipnis Chapter 4 Refraction of Light, Section III, IV

Lecture 7 7 Refraction and Snell s Law Reading Assignment: Read Kipnis Chapter 4 Refraction of Light, Section III, IV Lecture 7 7 Refractio ad Sell s Law Readig Assigmet: Read Kipis Chapter 4 Refractio of Light, Sectio III, IV 7. History I Eglish-speakig coutries, the law of refractio is kow as Sell s Law, after the Dutch

More information

Markov Chain Model of HomePlug CSMA MAC for Determining Optimal Fixed Contention Window Size

Markov Chain Model of HomePlug CSMA MAC for Determining Optimal Fixed Contention Window Size Markov Chai Model of HomePlug CSMA MAC for Determiig Optimal Fixed Cotetio Widow Size Eva Krimiger * ad Haiph Latchma Dept. of Electrical ad Computer Egieerig, Uiversity of Florida, Gaiesville, FL, USA

More information

CIS 121 Data Structures and Algorithms with Java Spring Stacks and Queues Monday, February 12 / Tuesday, February 13

CIS 121 Data Structures and Algorithms with Java Spring Stacks and Queues Monday, February 12 / Tuesday, February 13 CIS Data Structures ad Algorithms with Java Sprig 08 Stacks ad Queues Moday, February / Tuesday, February Learig Goals Durig this lab, you will: Review stacks ad queues. Lear amortized ruig time aalysis

More information

Guaranteeing Hard Real Time End-to-End Communications Deadlines

Guaranteeing Hard Real Time End-to-End Communications Deadlines Guarateeig Hard Real Time Ed-to-Ed Commuicatios Deadlies K. W. Tidell A. Burs A. J. Welligs Real Time Systems Research Group Departmet of Computer Sciece Uiversity of York e-mail: ke@mister.york.ac.uk

More information

Software development of components for complex signal analysis on the example of adaptive recursive estimation methods.

Software development of components for complex signal analysis on the example of adaptive recursive estimation methods. Software developmet of compoets for complex sigal aalysis o the example of adaptive recursive estimatio methods. SIMON BOYMANN, RALPH MASCHOTTA, SILKE LEHMANN, DUNJA STEUER Istitute of Biomedical Egieerig

More information

Evaluation scheme for Tracking in AMI

Evaluation scheme for Tracking in AMI A M I C o m m u i c a t i o A U G M E N T E D M U L T I - P A R T Y I N T E R A C T I O N http://www.amiproject.org/ Evaluatio scheme for Trackig i AMI S. Schreiber a D. Gatica-Perez b AMI WP4 Trackig:

More information

A Study on the Performance of Cholesky-Factorization using MPI

A Study on the Performance of Cholesky-Factorization using MPI A Study o the Performace of Cholesky-Factorizatio usig MPI Ha S. Kim Scott B. Bade Departmet of Computer Sciece ad Egieerig Uiversity of Califoria Sa Diego {hskim, bade}@cs.ucsd.edu Abstract Cholesky-factorizatio

More information

Interference Aware Channel Assignment Scheme in Multichannel Wireless Mesh Networks

Interference Aware Channel Assignment Scheme in Multichannel Wireless Mesh Networks Iterferece Aware Chael Assigmet Scheme i Multichael Wireless Mesh Networks Sumyeg Kim Departmet of Computer Software Egieerig Kumoh Natioal Istitute of Techology Gum South Korea Abstract Wireless mesh

More information

Big-O Analysis. Asymptotics

Big-O Analysis. Asymptotics Big-O Aalysis 1 Defiitio: Suppose that f() ad g() are oegative fuctios of. The we say that f() is O(g()) provided that there are costats C > 0 ad N > 0 such that for all > N, f() Cg(). Big-O expresses

More information

NON-LINEAR MODELLING OF A GEOTHERMAL STEAM PIPE

NON-LINEAR MODELLING OF A GEOTHERMAL STEAM PIPE 14thNew Zealad Workshop 1992 NON-LNEAR MODELLNG OF A GEOTHERMAL STEAM PPE Y. Huag ad D. H. Freesto Geothermal stitute, Uiversity of Aucklad SUMMARY Recet work o developig a o-liear model for a geothermal

More information

Lecture 2: Spectra of Graphs

Lecture 2: Spectra of Graphs Spectral Graph Theory ad Applicatios WS 20/202 Lecture 2: Spectra of Graphs Lecturer: Thomas Sauerwald & He Su Our goal is to use the properties of the adjacecy/laplacia matrix of graphs to first uderstad

More information

Quality of Service. Spring 2018 CS 438 Staff - University of Illinois 1

Quality of Service. Spring 2018 CS 438 Staff - University of Illinois 1 Quality of Service Sprig 2018 CS 438 Staff - Uiversity of Illiois 1 Quality of Service How good are late data ad lowthroughput chaels? It depeds o the applicatio. Do you care if... Your e-mail takes 1/2

More information

Security of Bluetooth: An overview of Bluetooth Security

Security of Bluetooth: An overview of Bluetooth Security Versio 2 Security of Bluetooth: A overview of Bluetooth Security Marjaaa Träskbäck Departmet of Electrical ad Commuicatios Egieerig mtraskba@cc.hut.fi 52655H ABSTRACT The purpose of this paper is to give

More information

Our second algorithm. Comp 135 Machine Learning Computer Science Tufts University. Decision Trees. Decision Trees. Decision Trees.

Our second algorithm. Comp 135 Machine Learning Computer Science Tufts University. Decision Trees. Decision Trees. Decision Trees. Comp 135 Machie Learig Computer Sciece Tufts Uiversity Fall 2017 Roi Khardo Some of these slides were adapted from previous slides by Carla Brodley Our secod algorithm Let s look at a simple dataset for

More information

Panel for Adobe Premiere Pro CC Partner Solution

Panel for Adobe Premiere Pro CC Partner Solution Pael for Adobe Premiere Pro CC Itegratio for more efficiecy The makes video editig simple, fast ad coveiet. The itegrated pael gives users immediate access to all medialoopster features iside Adobe Premiere

More information