Joint Message-Passing Symbol-Decoding of LDPC Coded Signals over Partial-Response Channels

Size: px
Start display at page:

Download "Joint Message-Passing Symbol-Decoding of LDPC Coded Signals over Partial-Response Channels"

Transcription

1 Joit Message-Passig Symbol-Decodig of LDPC Coded Sigals over Partial-Respose Chaels Rathakumar Radhakrisha ad ae Vasić Departmet of Electrical ad Computer Egieerig Uiversity of Arizoa, Tucso, AZ {ratha, Abstract We cosider the problem of joit detectio ad decodig of low-desity parity-check (LDPC) coded sigals over partial respose (PR) chaels. A method to graphically represet the costraits imposed by the chael ad the code o the chael output sequece is itroduced. This eables the desig of a detector ad decoder that estimates a posteriori probabilities of oiseless chael output symbols rather tha biary chael iputs. y ruig the sum-product algorithm (SPA) o this graph, a joit decoder is obtaied that is show to perform sigificatly better tha the turbo-equalizer. I. INTRODUCTION Low-desity parity-check (LDPC) codes, iveted by Gallager [] ad rediscovered by Mackay ad Neal [2] have bee show to be capacity achievig o memoryless chaels. It has also bee show to achieve ecellet error rate performace over chaels with memory, such as magetic storage [3] ad optical commuicatio chaels [4]. For reasos of badwidth efficiecy, these iter-symbol iterferece (ISI) chaels are equalized to a partial-respose (PR) target with relatively small memory compared to the uequalized chael. Ay LDPC decoder must cope with the cotrolled amout of ISI itroduced by the PR. For a ucoded system, the chael iput sequece is optimally detected i the presece of ISI by the Viterbi algorithm. For a LDPC coded system, the optimal maimum a posteriori (MAP) decodig is impractical, but good error rate performace ca be achieved by usig the turbo priciple [5]. I this techique, iformatio is iteratively passed back ad forth betwee a soft-iput softoutput (SISO) detector ad a SISO LDPC decoder. The ISI i the chael output is elimiated by a detector usig the chael iformatio ukow to the decoder, ad subsequetly, the output is decoded by a LDPC decoder usig the code structure iformatio ukow to the detector. Sice, Viterbi algorithm produces oly hard decisios, algorithms like softoutput Viterbi algorithm (SOVA) [6] ad ahl-cocke-jeliek- Raviv (CJR) algorithm [7] are used for SISO detectio ad the well-kow sum-product algorithm (SPA) [8] is used for SISO decodig. This iterative algorithm is kow as turboequalizer. Though sub-optimal, it is the best ad most widely used decoder kow today. The performace ca be improved beyod what is achieved by turbo-equalizer, if both chael ad the code iformatio are simultaeously used to make decisios o the chael iputs. This is referred to as joit detectio ad decodig or simply as joit decodig, ad is the focus of this paper. It has also bee the focus of some recet works i [9], [], [] ad [2]. A practical ad popular approach i this directio has bee to desig message-passig (MP) decodig algorithms that operate o a graph, which represets the costraits imposed by both the chael ad the LDPC code. I turbo-equalizer, the chael costraits are represeted by the chael trellis ad the code costraits are represeted by the bipartite graph of the code, kow as the Taer graph. Detectors like SOVA ad CJR operate serially o the trellis, while the LDPC decoder operates parallely o the Taer graph. While aimig to coceive a joit MP decodig algorithm operatig o a graph, it is logical to first cosider the problem of represetig the chael costraits as a graph ad the to desig a parallel MP detectio algorithm that operates o this graph. This problem has bee addressed by Kurkoski et. al. i [9], who itroduced parallel bit-based ad state-based MP algorithms for chael detectio. The bit-based MP algorithm is useful oly i chaels with uit memory legth, but has bee modified for use i chaels with loger memory by Colavolpe et. al. []. Eve though i [9], the state-based MP detector was combied with the LDPC MP decoder to obtai a joit MP decoder, it achieved at best the same performace as the turbo-equalizer. This is due to the fact that the joit MP decoder is simply a parallel schedule of the turbo-equalizer. The challege i joitly usig both the chael ad code iformatio arises from the fact that the chael imposes costraits o the chael output sequeces, whereas the code imposes costraits o the chael iput sequeces. The idea motivatig our approach is the observatio that by imposig costraits o the chael iput sequeces, the code also imposes certai costraits o the oiseless chael output sequeces. I this paper, we modify the LDPC MP decoder to produce iformatio o the oiseless chael output symbols rather tha o chael iputs. This eables us to combie it with a modified versio of the state-based MP detector to desig a joit decoder, that sigificatly surpasses the performace of the turbo-equalizer. The joit decoder estimates a posteriori probabilities (APPs) of chael output symbols, from which APPs of chael iputs are derived. Also, as it will be show, this algorithm ca be used irrespective of the chael memory legth, although as described i Sectio III, it may perform relatively better for chaels with small memory.

2 The rest of the paper is orgaized as follows. We describe a graphical model used to represet the chael ad describe a optimal MP detectio algorithm operatig o this graph i Sectio II. This model is eteded to iclude code costraits ad a joit MP decodig algorithm that operates o this combied graph is described i Sectio III. it error simulated performace for a LDPC code is show i Sectio IV ad fially, the paper is cocluded i Sectio V. II. MESSAGE-PASSING DETECTION ALGORITHM A. System model Fig. shows the system model cosidered, where the chael respose is represeted by a polyomial h(d) or the correspodig coefficiet vector h. A sequece u of k biary bits is ecoded by a LDPC code ito a codeword of biary bits. The codeword is trasmitted through the PR chael, whose o-biary output is corrupted by additive white Gaussia oise (AWGN). The oiseless chael output, y = h, is of legth + m, where deotes the covolutio operator ad m deotes the chael memory legth. The oisy chael output is give by r = y + z. We first cosider a ucoded system, where the optimal detector is the oe that estimates MAP probability of the bits p( i r), i =,,...,k, where i is the i th elemet of the vector ad i {,}. These quatities are efficietly determied by operatig the CJR algorithm o the chael trellis.. Chael graph The trellis of a chael represets the costraits imposed o the rage of oiseless chael output sequeces. A chael trellis ca be give as a factor graph [8] show i Fig. 2, where q,q,...,q + represets state (hidde) variables,,,..., represets chael iputs ad y,y,...,y represets oiseless chael outputs. The factor graph ca be divided ito sectios, where the i th sectio deoted by T i is defied by all valid triples {q i,y i,q i+ }. Therefore, each sectio acts as a local costrait of the chael. Cosequetly, a sequece of state ad chael output variables {q,q,...,q +,y,y,...,y } is valid if ad oly if it satisfies all local costraits T,T,...,T. Whe a global chael costrait is factored ito local chael costraits, umerous schedulig schemes for implemetig the CJR algorithm are possible. Typically, oe istace of a CJR algorithm is operated o oe sectio of the trellis at ay time istat ad is progressively moved to other sectios. This schedulig is kow as fully-serial [8]. O the other etreme, istaces of the CJR algorithm ca operate o each sectio of the trellis simultaeously, echagig iformatio through the state variables durig every iteratio. This schedulig is kow as fully-parallel, ad is referred to as the parallel state-based MP algorithm i [9]. Naturally, itermediate schedulig schemes are possible. For eample, the factor graph show i Fig. 2 ca be divided ito p sectios (p < ), ad durig every iteratio, p istaces of the CJR algorithm ca operate o each of these sectios, k u LDPC Ecoder h(d) +m y z +m r Detector (CJR) Joit decoder Turbo-Equalizer ˆ MP decoder Fig.. lock diagram of a PR system. Decoder is either turbo-equalizer (upper brach) or joit decoder (lower brach) ad oise is modeled as additive white Gaussia. i Ti q q q 2 q i q i+ Fig. 2. y y y i Geeralized factor graph represetatio of a PR chael trellis. echagig iformatio with the adjacet oes, but withi each sectio, the CJR ca operate serially. I this work, we cosider the fully-parallel MP schedulig. This ecessitates the eed for state variables to store ad relay iformatio betwee adjacet sectios after every iteratio. We modify the factor graph represetig the chael costraits to remove the eed for state variables ad correspodigly alter the detectio algorithm. The graph is ow simply represeted as a bipartite graph G show i Fig. 3, where circles correspod to the oiseless chael symbols y i, ad squares correspod to the local chael costraits. These sets of odes are referred to as symbol odes ad chael odes respectively. Every chael ode represets two sectios of the trellis. For eample, a chael ode s i acts as a local costrait ad represets all valid 5-tuples {q i,y i,q i+,y i+,q i+ }. Therefore, ulike the factor graph i Fig. 3, every sectio of the trellis is represeted by two chael odes i this graph. As will be described i the et sectio, iformatio pertaiig to state trasitio probabilities is echaged betwee symbol odes through the chael odes. Like the factor graph of the trellis, graph G is a geeric cycle-free represetatio of a PR chael, irrespective of its memory legth. However, the size of the set represeted by the chael odes icreases epoetially with icrease i memory legth. If memory legth is m, the size of this set is 2 (m+2). C. Message-passig symbol detector Now, we describe a MP detectio algorithm that operates o graph G ad produces APPs of output symbols, from which APPs of chael iputs are derived. If k ad y k are the chael iput ad oiseless output at time k, the ˆ y k = f ( k, k,..., k m ), () where the fuctio f() is determied by the chael respose h(d). Let A = {a,a,...,a 2 m } be the set of possible

3 y y y2 3 Symbol odes y y+m 2 y +m s s s 2 s 3 s +m-3 s +m-2 Chael odes Fig. 3. A graph that represets costraits imposed by the chael o the oiseless chael output sequeces. oiseless chael output symbols whe the curret chael iput k =, ad let = {b,b,...,b 2 m } be the set of possible oiseless chael output symbols whe the chael iput k =. The, APPs of the chael iput k are give as, p( k = r) = 2 m i= p(y i = a i r). (2) Though elemets of set A ad may ot be uique, we emphasize that they correspod to a uique state trasitio i the correspodig chael trellis. Sice the MP detectio algorithm is ot operated eplicitly o the trellis, we simply refer the quatities p(y i ) as symbol probabilities rather tha state trasitio probabilities. Let ϕ i deote the set of symbol pairs represeted by chael ode s i of the graph show i Fig. 3. Therefore, (y i,y i+ ) ϕ i, i. The costraits imposed o the output sequeces by the chael ca be viewed as a code, where each chael ode s i correspods to a code of legth 2 ad the set ϕ i correspods to its set of codewords. With the kowledge of ϕ i for all chael odes, the output sequece ca thus be decoded without the use of state variables. Sice the uderlyig chael graph G is a tree, APPs ca be estimated optimally usig the SPA. Now, the MP detectio algorithm is give as follows. MP Detectio Algorithm: ) Iitializatio: Sice, chael iputs are i.i.d, all state trasitios are iitially equally likely. Therefore, p(y i ) = /2 m+, i =,,..., + m. 2) Message from symbol odes to chael odes durig the t th iteratio: k s k = M s (t ) k y k k s k = M s (t ) k y k, k =,..., + m 2 (3) where, y k s k deotes the message set from symbol ode y k to chael ode s k durig the t th iteratio. Other terms are defied similarly. 3) Message from chael odes to symbol odes durig the t th iteratio: M s (t) k y k = p(y k r k,r k+,ϕ k ), y k p(r k y k )p(y k ) M s (t) k y k+ = p(y k+ r k,r k+,ϕ k ) p(r k+ y k+ )p(y k+ ), y k+. (4) Messages received from the symbol odes durig the curret iteratio serve as the a priori symbol probabilities for the chael ode operatio. 4) APPs of chael output symbols: After repeatig the above steps for a fied umber of iteratios, APPs of chael output symbols are calculated as, y k = s k y k s k y k p(r k y k ) p(y k ) (5) where, p(y k ) is the iitial a priori probability. 5) APPs of chael iput bits: The algorithm halts after calculatig chael iput APPs usig Eq. 2. Remark: p(y k r k,r k+,ϕ k ) ad p(y k+ r k,r k+,ϕ k ) i Eq. 4 ca be computed i a straightforward way, sice ϕ k 2 m+2, ad m is small. I the cotet of a trellis, this is same as operatig CJR oly o the two sectios of the trellis represeted by the chael ode s k. Whe the umber of iteratios equal the legth of the sequece, the APPs obtaied usig the above algorithm are same as that obtaied from the CJR algorithm. Usually, oly a small umber of iteratios are required to obtai performace close to optimal. However, as observed i [9], all scheduligs of the CJR algorithm, ecept the fully-serial schedulig, result i a error floor if eough iteratios are ot ru. Like other MP detectio algorithms proposed i the literature, this algorithm is more comple tha CJR, primarily due to the parallel schedulig of the algorithm, but it ca potetially reduce latecy time ad is suitable for high-speed applicatios. Its most importat advatage is that it ca be combied with a LDPC MP decoder to obtai a joit MP decoder. III. JOINT MESSAGE-PASSING SYMOL-DECODING ALGORITHM I this sectio, we eted the graphical model described earlier to iclude costraits imposed by the parity checks of the LDPC code. The tripartite graph show i Fig. 4 is obtaied by icludig the parity check odes to the chael graph of Fig. 3. Coectios betwee the parity check odes ad the symbol odes are defied i the same way as the coectios betwee the parity check odes ad the variable odes. Usig this combied graph, a joit decodig algorithm is developed that estimates the symbol APPs usig both the chael ad the code iformatio simultaeously. The joit decodig algorithm is outlied below. Joit MP Decodig Algorithm: ) Iitializatio: Symbol a priori probabilities p(y i ) = /2 m+. 2) Message from symbol odes to chael odes durig the t th iteratio: For every k, compute, y k s k = M (t ) s k y k y k s k = M (t ) s k y k j h jk = j h jk = M (t ) c j y k M (t ) c j y k. 3) Message from symbol odes to check odes durig the t th iteratio: If H = {h ij } is the parity check matri (6)

4 Check odes c c c 2 c 3 c q y y y 2 y3 y +m s s s 2 s 3 s +m-3 s +m-2 Chael odes Fig. 4. A graph that represets costraits imposed by the chael ad the parity checks of the LDPC code o the oiseless chael output sequeces. Parity checks imposes certai costraits o the chael output sequeces by imposig costraits o the chael iput sequeces. i j Fig. 5. Trellis diagram of a sigle parity check code of legth 3. The states idicate the parity of the icomig sequeces. k of the LDPC code, the for every i ad k such that h ik =, compute, k c i = M s (t ) k y k M s (t ) k y k M c (t ) j y k. j h jk =,j i (7) 4) Message from chael odes to symbol odes durig the t th iteratio: This is same as Eq. 4. 5) Message from check odes to symbol odes durig the t th iteratio: For every i ad k such that h ik =, compute, c i y k = p(y k r i,c i ) p(r k y k )p(y k ), y k (8) where, C i deotes the evet that the check c i is satisfied ad r i deotes the set of received samples at the locatios of the variable odes coected to check c i. 6) APPs of chael symbols: For every k, compute, y k = s k y k s k y k p(r k y k ) p(y k ) j h jk = c j y k where, p(y k ) is the iitial a priori probability. 7) APPs of chael iput bits: After every iteratio, the chael iput APPs are calculated usig Eq. 2. All the above steps are repeated util either the decoded sequece satisfies all chael ad code costraits or a preset maimum umber of iteratios is reached. (9) Remark: Observe that the check ode operatio of the LDPC MP decoder is modified to provide symbol iformatio for use i joit decodig. I the traditioal decoder, the check ode operatio is efficietly computed by the tah fuctio, whereas the ew check ode operatio is more comple. We describe et a efficiet method to compute this ew operatio. For ease of epositio, cosider a degree 3 check ode c l = i j k. The check ode c l implies that the three variable odes form a sigle parity check code, deoted by C X. This is compactly represeted by the code trellis show i Fig. 5. All paths begiig ad edig at state correspod to codewords of the code C X. Iput bit APPs coditioed o the evet C l ca be determied by operatig the CJR algorithm o this trellis, which simply turs out be the tah check ode operatio. The check ode c l is coected to symbol odes y i, y j ad y k i the combied graph. y imposig costraits o the variable odes i, j ad k, the check c l also imposes certai costraits o the correspodig output symbols. I other words, the check ode c l implies that the three symbol odes also form a code, which we deote by C Y. I order to obtai symbol APPs, a trellis for the code C Y, referred to as the epaded code trellis, is costructed by epadig the edges of the code trellis show i Fig. 5. The epaded code trellis is show i Fig. 6. A edge represetig a state trasitio i code trellis is ow replaced by 2 m edges represetig all possible oiseless chael outputs geerated durig the correspodig state trasitio. For eample, if i = is trasmitted, the correspodig oiseless chael output y i A. Further, the edge labels are elemets of set A or depedig o whether the correspodig edge label i code trellis is or. If the three symbol odes are idepedet, i.e. they have at least m other symbol odes betwee them, the all paths begiig ad edig at state of the epaded code trellis correspod to codewords of the code C Y. Therefore, the symbol APPs of y i, y j ad y k coditioed o the evet C l is determied by operatig the CJR algorithm o the epaded code trellis. If the symbol odes coected to a check ode are ot idepedet, the above method ca still be used for a approimate calculatio of Eq. 8. I priciple, the joit symbol decoder ca be applied for chaels with ay memory legth, although the umber of check odes that violates the idepedece property will be lower for chaels with small memory. The performace of the joit decoder would be severely affected if the LDPC code cotais may pairs of cosecutively occurrig variable odes coected to a check, as such codes would result i may four-cycles i the combied graph. I practice, the check ode degree is much higher tha 3, but the computatio of Eq. 8 usig the epaded trellis is still simple, sice the epaded code trellis will always have oly two states as log as the check ode represets a sigle parity check code. IV. SIMULATION RESULTS We illustrate the performace of the joit symbol-decodig algorithm by simulatig a LDPC coded PR system, where

5 yi y j A A A Fig. 6. Epaded code trellis of Fig. 5. The state trasitio edge labels are either elemets of set A or. ER A yk Turbo equalizer (ER after every iteratio) Joit decoder SNR(d) Fig. 7. it error rate compariso of (98,22) radom LDPC code o a PR4 chael whe decoded usig turbo-equalizer ad the joit decoder. the chael is give by the impulse respose [,, ] (PR4), ad the LDPC code is of legth 98 ad rate.89 [3]. The chael output sequeces are decoded by usig both turboequalizer ad the joit symbol-decoder. Whe turbo-equalizer is used, the umber of global iteratios is restricted to 5 ad the umber of iteral LDPC decoder iteratios is restricted to 3. These settigs give the best bit error rate (ER) performace. Icreasig the umber of global iteratios beyod 5 does ot improve the performace sigificatly. Whe the joit symboldecoder is used, the umber of iteratios is restricted to 6. The performace compariso is show i Fig. 7. At a sigalto-oise ratio (SNR) of 5.4 d the ER obtaied by the joit decoder is almost a order of magitude better tha the turboequalizer. Also, the figure suggests that the gai icreases with icreasig SNR. Amog the 22 parity checks of this code, parity checks cotai at least oe pair of variable odes (or symbol odes) that are ot idepedet. However, the joit decoder was applied to the code without ay modificatio, implyig that the computatio of Eq. 8 was approimate. I spite of this, the decoder was able to achieve sigificat gai over the turbo-equalizer. V. CONCLUSION The problem of joit detectio ad decodig of LDPC coded sigals over partial respose chaels is cosidered. I order to joitly use both the chael ad code iformatio, the LDPC decoder is modified to produce iformatio o chael output symbols rather tha o chael iputs. This is combied with a message-passig detector to develop a joit decoder that estimates chael iput APPs by first estimatig chael output symbol APPs. The performace of this decoder is show to sigificatly outperform that of the turbo-equalizer for a radom LDPC code of rate.89. VI. ACKNOWLEDGEMENT This work was supported by Seagate Techology ad the NSF uder grat ECCS REFERENCES [] R. G. Gallager, Low-desity parity-checks codes, IEEE Tras. Iform. Theory, vol. 8, o., pp. 2 28, Ja [2] D. J. C. Mackay ad R. M. Neal, Near Shao limit performace of low-desity parity-check codes, Electroics Lett., vol. 32, o. 8, pp , 996. [3] J. L. Fa, A. Friedma, E. Kurtas, ad S. W. McLaughli, Low desity parity check codes for magetic recordig, i Proc. 37th Aual Allerto Cof. o Commuicatio, Cotrol ad Computig, 999, pp [4]. Vasić,. Djordjevic, ad R. Kostuk, Low-desity parity check codes ad iterative decodig for log haul optical commuicatio systems, J. Lightwave Techol., vol. 2, o. 2, pp , Feb. 23. [5] C. errou, A. Glavieu, ad P. Thitimajshima, Near Shao limit error-correctig codig ad decodig: Turbo-codes, i Proc. IEEE It. Cof. o Commuicatios, vol. 2, Geeva, Switzerlad, May 993, pp [6] J. Hageauer ad P. Hoeher, A Viterbi algorithm with soft-decisio outputs ad its applicatios, i Proc. IEEE Global Telecomm. Cof. (GLOECOM 89), vol. 3, Dallas, Teas, Nov. 989, pp [7] L. R. ahl, J. Cocke, F. Jeliek, ad J. Raviv, Optimal decodig of liear codes for miimizig symbol error rate, IEEE Tras. Iform. Theory, vol. 2, o. 2, pp , Mar [8] F. R. Kschischag,. J. Frey, ad H.-A. Loeliger, Factor graphs ad the sum-product algorithm, IEEE Tras. Iform. Theory, vol. 47, o. 2, pp , Feb. 2. [9]. M. Kurkoski, P. H. Siegel, ad J. K. Wolf, Joit message-passig decodig of LDPC codes ad partial-respose chaels, IEEE Tras. Commu., vol. 48, o. 6, pp , Jue 22. [] G. Colavolpe ad G. Germi, O the applicatio of factor graphs ad the sum product algorithm to ISI chaels, IEEE Tras. Commu., vol. 53, o. 5, pp , May 25. [] P. Pakzad ad V. Aatharam, Kikuchi approimatio method for joit decodig of LDPC codes ad partial-respose chaels, IEEE Tras. Commu., vol. 54, o. 7, pp , July 26. [2] G. Colavolpe, O LDPC codes over chaels with memory, IEEE Tras. Wireless Commu., vol. 5, o. 7, pp , July 26. [3] D. Mackay. Ecyclopedia of sparse graph codes. [Olie]. Available:

Improvement of the Orthogonal Code Convolution Capabilities Using FPGA Implementation

Improvement of the Orthogonal Code Convolution Capabilities Using FPGA Implementation Improvemet of the Orthogoal Code Covolutio Capabilities Usig FPGA Implemetatio Naima Kaabouch, Member, IEEE, Apara Dhirde, Member, IEEE, Saleh Faruque, Member, IEEE Departmet of Electrical Egieerig, Uiversity

More information

Fully Parallel Window Decoder Architecture for Spatially-Coupled LDPC Codes

Fully Parallel Window Decoder Architecture for Spatially-Coupled LDPC Codes Fully Parallel Widow Decoder Architecture for Spatially-Coupled LDPC Codes Najeeb Ul Hassa, Marti Schlüter, ad Gerhard P. Fettweis Vodafoe Chair Mobile Commuicatios Systems, Dresde Uiversity of Techology

More information

Sorting in Linear Time. Data Structures and Algorithms Andrei Bulatov

Sorting in Linear Time. Data Structures and Algorithms Andrei Bulatov Sortig i Liear Time Data Structures ad Algorithms Adrei Bulatov Algorithms Sortig i Liear Time 7-2 Compariso Sorts The oly test that all the algorithms we have cosidered so far is compariso The oly iformatio

More information

BASED ON ITERATIVE ERROR-CORRECTION

BASED ON ITERATIVE ERROR-CORRECTION A COHPARISO OF CRYPTAALYTIC PRICIPLES BASED O ITERATIVE ERROR-CORRECTIO Miodrag J. MihaljeviC ad Jova Dj. GoliC Istitute of Applied Mathematics ad Electroics. Belgrade School of Electrical Egieerig. Uiversity

More information

Fast Fourier Transform (FFT) Algorithms

Fast Fourier Transform (FFT) Algorithms Fast Fourier Trasform FFT Algorithms Relatio to the z-trasform elsewhere, ozero, z x z X x [ ] 2 ~ elsewhere,, ~ e j x X x x π j e z z X X π 2 ~ The DFS X represets evely spaced samples of the z- trasform

More information

A REDUCED-COMPLEXITY LDPC DECODING ALGORITHM WITH CHEBYSHEV POLYNOMIAL FITTING

A REDUCED-COMPLEXITY LDPC DECODING ALGORITHM WITH CHEBYSHEV POLYNOMIAL FITTING Joural of Theoretical ad Applied Iformatio Techology st March. Vol. 49 No. 5 - JATIT & LLS. All rights reserved. ISSN: 99-8645 www.jatit.org E-ISSN: 87-95 A REDUCED-COMPLEXITY LDPC DECODING ALGORITHM WITH

More information

A New Morphological 3D Shape Decomposition: Grayscale Interframe Interpolation Method

A New Morphological 3D Shape Decomposition: Grayscale Interframe Interpolation Method A ew Morphological 3D Shape Decompositio: Grayscale Iterframe Iterpolatio Method D.. Vizireau Politehica Uiversity Bucharest, Romaia ae@comm.pub.ro R. M. Udrea Politehica Uiversity Bucharest, Romaia mihea@comm.pub.ro

More information

Image Segmentation EEE 508

Image Segmentation EEE 508 Image Segmetatio Objective: to determie (etract) object boudaries. It is a process of partitioig a image ito distict regios by groupig together eighborig piels based o some predefied similarity criterio.

More information

EE260: Digital Design, Spring /16/18. n Example: m 0 (=x 1 x 2 ) is adjacent to m 1 (=x 1 x 2 ) and m 2 (=x 1 x 2 ) but NOT m 3 (=x 1 x 2 )

EE260: Digital Design, Spring /16/18. n Example: m 0 (=x 1 x 2 ) is adjacent to m 1 (=x 1 x 2 ) and m 2 (=x 1 x 2 ) but NOT m 3 (=x 1 x 2 ) EE26: Digital Desig, Sprig 28 3/6/8 EE 26: Itroductio to Digital Desig Combiatioal Datapath Yao Zheg Departmet of Electrical Egieerig Uiversity of Hawaiʻi at Māoa Combiatioal Logic Blocks Multiplexer Ecoders/Decoders

More information

k (check node degree) and j (variable node degree)

k (check node degree) and j (variable node degree) A Parallel Turbo Decodig Message Passig Architecture for Array LDPC Codes Kira Guam, Pakaj Bhagawat, Weihuag Wag, Gwa Choi, Mark Yeary * Dept. of Electrical Egieerig, Texas A&M Uiversity, College Statio,

More information

Lecture 28: Data Link Layer

Lecture 28: Data Link Layer Automatic Repeat Request (ARQ) 2. Go ack N ARQ Although the Stop ad Wait ARQ is very simple, you ca easily show that it has very the low efficiecy. The low efficiecy comes from the fact that the trasmittig

More information

Load balanced Parallel Prime Number Generator with Sieve of Eratosthenes on Cluster Computers *

Load balanced Parallel Prime Number Generator with Sieve of Eratosthenes on Cluster Computers * Load balaced Parallel Prime umber Geerator with Sieve of Eratosthees o luster omputers * Soowook Hwag*, Kyusik hug**, ad Dogseug Kim* *Departmet of Electrical Egieerig Korea Uiversity Seoul, -, Rep. of

More information

Neural Networks A Model of Boolean Functions

Neural Networks A Model of Boolean Functions Neural Networks A Model of Boolea Fuctios Berd Steibach, Roma Kohut Freiberg Uiversity of Miig ad Techology Istitute of Computer Sciece D-09596 Freiberg, Germay e-mails: steib@iformatik.tu-freiberg.de

More information

A General Framework for Accurate Statistical Timing Analysis Considering Correlations

A General Framework for Accurate Statistical Timing Analysis Considering Correlations A Geeral Framework for Accurate Statistical Timig Aalysis Cosiderig Correlatios 7.4 Vishal Khadelwal Departmet of ECE Uiversity of Marylad-College Park vishalk@glue.umd.edu Akur Srivastava Departmet of

More information

Elementary Educational Computer

Elementary Educational Computer Chapter 5 Elemetary Educatioal Computer. Geeral structure of the Elemetary Educatioal Computer (EEC) The EEC coforms to the 5 uits structure defied by vo Neuma's model (.) All uits are preseted i a simplified

More information

. Written in factored form it is easy to see that the roots are 2, 2, i,

. Written in factored form it is easy to see that the roots are 2, 2, i, CMPS A Itroductio to Programmig Programmig Assigmet 4 I this assigmet you will write a java program that determies the real roots of a polyomial that lie withi a specified rage. Recall that the roots (or

More information

Ones Assignment Method for Solving Traveling Salesman Problem

Ones Assignment Method for Solving Traveling Salesman Problem Joural of mathematics ad computer sciece 0 (0), 58-65 Oes Assigmet Method for Solvig Travelig Salesma Problem Hadi Basirzadeh Departmet of Mathematics, Shahid Chamra Uiversity, Ahvaz, Ira Article history:

More information

Security of Bluetooth: An overview of Bluetooth Security

Security of Bluetooth: An overview of Bluetooth Security Versio 2 Security of Bluetooth: A overview of Bluetooth Security Marjaaa Träskbäck Departmet of Electrical ad Commuicatios Egieerig mtraskba@cc.hut.fi 52655H ABSTRACT The purpose of this paper is to give

More information

MATHEMATICAL METHODS OF ANALYSIS AND EXPERIMENTAL DATA PROCESSING (Or Methods of Curve Fitting)

MATHEMATICAL METHODS OF ANALYSIS AND EXPERIMENTAL DATA PROCESSING (Or Methods of Curve Fitting) MATHEMATICAL METHODS OF ANALYSIS AND EXPERIMENTAL DATA PROCESSING (Or Methods of Curve Fittig) I this chapter, we will eamie some methods of aalysis ad data processig; data obtaied as a result of a give

More information

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5 Morga Kaufma Publishers 26 February, 28 COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 5 Set-Associative Cache Architecture Performace Summary Whe CPU performace icreases:

More information

Construction of Regular and Irregular QC-LDPC Codes: a Finite Field Approach and Masking

Construction of Regular and Irregular QC-LDPC Codes: a Finite Field Approach and Masking 06 Iteratioal Symposium o Advaces i Electrical, Electroics ad Computer Egieerig (ISAEECE 06 Costructio of egular ad Irregular QC-LDPC Codes: a Fiite Field Approach ad Maskig Xiaopeg Che,a, Li Zhou,,, ui

More information

Low Complexity H.265/HEVC Coding Unit Size Decision for a Videoconferencing System

Low Complexity H.265/HEVC Coding Unit Size Decision for a Videoconferencing System BULGARIAN ACADEMY OF SCIENCES CYBERNETICS AND INFORMATION TECHNOLOGIES Volume 15, No 6 Special Issue o Logistics, Iformatics ad Service Sciece Sofia 2015 Prit ISSN: 1311-9702; Olie ISSN: 1314-4081 DOI:

More information

A Bidirectional List-Sequential (BI-LISS) Equalizer for Turbo Schemes

A Bidirectional List-Sequential (BI-LISS) Equalizer for Turbo Schemes A Bidirectioal List-equetial BI-LI Equalizer for Turbo chemes Christia Kuh Lehrstuhl für achrichtetechik LT, Techische Uiversität Müche TUM 8090 Müche, Germay Phoe: +49 89 89 3477, Fa: +49 89 89 3490 Email:

More information

Improving Template Based Spike Detection

Improving Template Based Spike Detection Improvig Template Based Spike Detectio Kirk Smith, Member - IEEE Portlad State Uiversity petra@ee.pdx.edu Abstract Template matchig algorithms like SSE, Covolutio ad Maximum Likelihood are well kow for

More information

Chapter 1. Introduction to Computers and C++ Programming. Copyright 2015 Pearson Education, Ltd.. All rights reserved.

Chapter 1. Introduction to Computers and C++ Programming. Copyright 2015 Pearson Education, Ltd.. All rights reserved. Chapter 1 Itroductio to Computers ad C++ Programmig Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Overview 1.1 Computer Systems 1.2 Programmig ad Problem Solvig 1.3 Itroductio to C++ 1.4 Testig

More information

Lecture Notes 6 Introduction to algorithm analysis CSS 501 Data Structures and Object-Oriented Programming

Lecture Notes 6 Introduction to algorithm analysis CSS 501 Data Structures and Object-Oriented Programming Lecture Notes 6 Itroductio to algorithm aalysis CSS 501 Data Structures ad Object-Orieted Programmig Readig for this lecture: Carrao, Chapter 10 To be covered i this lecture: Itroductio to algorithm aalysis

More information

1. SWITCHING FUNDAMENTALS

1. SWITCHING FUNDAMENTALS . SWITCING FUNDMENTLS Switchig is the provisio of a o-demad coectio betwee two ed poits. Two distict switchig techiques are employed i commuicatio etwors-- circuit switchig ad pacet switchig. Circuit switchig

More information

EE123 Digital Signal Processing

EE123 Digital Signal Processing Last Time EE Digital Sigal Processig Lecture 7 Block Covolutio, Overlap ad Add, FFT Discrete Fourier Trasform Properties of the Liear covolutio through circular Today Liear covolutio with Overlap ad add

More information

Linear Time-Invariant Systems

Linear Time-Invariant Systems 9/9/00 LIEAR TIE-IVARIAT SYSTES Uit, d Part Liear Time-Ivariat Sstems A importat class of discrete-time sstem cosists of those that are Liear Priciple of superpositio Time-ivariat dela of the iput sequece

More information

Algorithms for Disk Covering Problems with the Most Points

Algorithms for Disk Covering Problems with the Most Points Algorithms for Disk Coverig Problems with the Most Poits Bi Xiao Departmet of Computig Hog Kog Polytechic Uiversity Hug Hom, Kowloo, Hog Kog csbxiao@comp.polyu.edu.hk Qigfeg Zhuge, Yi He, Zili Shao, Edwi

More information

Chapter 3 Classification of FFT Processor Algorithms

Chapter 3 Classification of FFT Processor Algorithms Chapter Classificatio of FFT Processor Algorithms The computatioal complexity of the Discrete Fourier trasform (DFT) is very high. It requires () 2 complex multiplicatios ad () complex additios [5]. As

More information

Introduction. Nature-Inspired Computing. Terminology. Problem Types. Constraint Satisfaction Problems - CSP. Free Optimization Problem - FOP

Introduction. Nature-Inspired Computing. Terminology. Problem Types. Constraint Satisfaction Problems - CSP. Free Optimization Problem - FOP Nature-Ispired Computig Hadlig Costraits Dr. Şima Uyar September 2006 Itroductio may practical problems are costraied ot all combiatios of variable values represet valid solutios feasible solutios ifeasible

More information

6.854J / J Advanced Algorithms Fall 2008

6.854J / J Advanced Algorithms Fall 2008 MIT OpeCourseWare http://ocw.mit.edu 6.854J / 18.415J Advaced Algorithms Fall 2008 For iformatio about citig these materials or our Terms of Use, visit: http://ocw.mit.edu/terms. 18.415/6.854 Advaced Algorithms

More information

CSC 220: Computer Organization Unit 11 Basic Computer Organization and Design

CSC 220: Computer Organization Unit 11 Basic Computer Organization and Design College of Computer ad Iformatio Scieces Departmet of Computer Sciece CSC 220: Computer Orgaizatio Uit 11 Basic Computer Orgaizatio ad Desig 1 For the rest of the semester, we ll focus o computer architecture:

More information

Analysis Metrics. Intro to Algorithm Analysis. Slides. 12. Alg Analysis. 12. Alg Analysis

Analysis Metrics. Intro to Algorithm Analysis. Slides. 12. Alg Analysis. 12. Alg Analysis Itro to Algorithm Aalysis Aalysis Metrics Slides. Table of Cotets. Aalysis Metrics 3. Exact Aalysis Rules 4. Simple Summatio 5. Summatio Formulas 6. Order of Magitude 7. Big-O otatio 8. Big-O Theorems

More information

1 Graph Sparsfication

1 Graph Sparsfication CME 305: Discrete Mathematics ad Algorithms 1 Graph Sparsficatio I this sectio we discuss the approximatio of a graph G(V, E) by a sparse graph H(V, F ) o the same vertex set. I particular, we cosider

More information

DESIGN AND ANALYSIS OF LDPC DECODERS FOR SOFTWARE DEFINED RADIO

DESIGN AND ANALYSIS OF LDPC DECODERS FOR SOFTWARE DEFINED RADIO DESIGN AND ANALYSIS OF LDPC DECODERS FOR SOFTWARE DEFINED RADIO Sagwo Seo, Trevor Mudge Advaced Computer Architecture Laboratory Uiversity of Michiga at A Arbor {swseo, tm}@umich.edu Yumig Zhu, Chaitali

More information

LU Decomposition Method

LU Decomposition Method SOLUTION OF SIMULTANEOUS LINEAR EQUATIONS LU Decompositio Method Jamie Traha, Autar Kaw, Kevi Marti Uiversity of South Florida Uited States of America kaw@eg.usf.edu http://umericalmethods.eg.usf.edu Itroductio

More information

The Magma Database file formats

The Magma Database file formats The Magma Database file formats Adrew Gaylard, Bret Pikey, ad Mart-Mari Breedt Johaesburg, South Africa 15th May 2006 1 Summary Magma is a ope-source object database created by Chris Muller, of Kasas City,

More information

GPUMP: a Multiple-Precision Integer Library for GPUs

GPUMP: a Multiple-Precision Integer Library for GPUs GPUMP: a Multiple-Precisio Iteger Library for GPUs Kaiyog Zhao ad Xiaowe Chu Departmet of Computer Sciece, Hog Kog Baptist Uiversity Hog Kog, P. R. Chia Email: {kyzhao, chxw}@comp.hkbu.edu.hk Abstract

More information

Hash Tables. Presentation for use with the textbook Algorithm Design and Applications, by M. T. Goodrich and R. Tamassia, Wiley, 2015.

Hash Tables. Presentation for use with the textbook Algorithm Design and Applications, by M. T. Goodrich and R. Tamassia, Wiley, 2015. Presetatio for use with the textbook Algorithm Desig ad Applicatios, by M. T. Goodrich ad R. Tamassia, Wiley, 2015 Hash Tables xkcd. http://xkcd.com/221/. Radom Number. Used with permissio uder Creative

More information

Chapter 4 The Datapath

Chapter 4 The Datapath The Ageda Chapter 4 The Datapath Based o slides McGraw-Hill Additioal material 24/25/26 Lewis/Marti Additioal material 28 Roth Additioal material 2 Taylor Additioal material 2 Farmer Tae the elemets that

More information

Random Graphs and Complex Networks T

Random Graphs and Complex Networks T Radom Graphs ad Complex Networks T-79.7003 Charalampos E. Tsourakakis Aalto Uiversity Lecture 3 7 September 013 Aoucemet Homework 1 is out, due i two weeks from ow. Exercises: Probabilistic iequalities

More information

APPLICATION NOTE PACE1750AE BUILT-IN FUNCTIONS

APPLICATION NOTE PACE1750AE BUILT-IN FUNCTIONS APPLICATION NOTE PACE175AE BUILT-IN UNCTIONS About This Note This applicatio brief is iteded to explai ad demostrate the use of the special fuctios that are built ito the PACE175AE processor. These powerful

More information

Hashing Functions Performance in Packet Classification

Hashing Functions Performance in Packet Classification Hashig Fuctios Performace i Packet Classificatio Mahmood Ahmadi ad Stepha Wog Computer Egieerig Laboratory Faculty of Electrical Egieerig, Mathematics ad Computer Sciece Delft Uiversity of Techology {mahmadi,

More information

Pruning and Summarizing the Discovered Time Series Association Rules from Mechanical Sensor Data Qing YANG1,a,*, Shao-Yu WANG1,b, Ting-Ting ZHANG2,c

Pruning and Summarizing the Discovered Time Series Association Rules from Mechanical Sensor Data Qing YANG1,a,*, Shao-Yu WANG1,b, Ting-Ting ZHANG2,c Advaces i Egieerig Research (AER), volume 131 3rd Aual Iteratioal Coferece o Electroics, Electrical Egieerig ad Iformatio Sciece (EEEIS 2017) Pruig ad Summarizig the Discovered Time Series Associatio Rules

More information

BOOLEAN MATHEMATICS: GENERAL THEORY

BOOLEAN MATHEMATICS: GENERAL THEORY CHAPTER 3 BOOLEAN MATHEMATICS: GENERAL THEORY 3.1 ISOMORPHIC PROPERTIES The ame Boolea Arithmetic was chose because it was discovered that literal Boolea Algebra could have a isomorphic umerical aspect.

More information

Bezier curves. Figure 2 shows cubic Bezier curves for various control points. In a Bezier curve, only

Bezier curves. Figure 2 shows cubic Bezier curves for various control points. In a Bezier curve, only Edited: Yeh-Liag Hsu (998--; recommeded: Yeh-Liag Hsu (--9; last updated: Yeh-Liag Hsu (9--7. Note: This is the course material for ME55 Geometric modelig ad computer graphics, Yua Ze Uiversity. art of

More information

Chapter 4 Threads. Operating Systems: Internals and Design Principles. Ninth Edition By William Stallings

Chapter 4 Threads. Operating Systems: Internals and Design Principles. Ninth Edition By William Stallings Operatig Systems: Iterals ad Desig Priciples Chapter 4 Threads Nith Editio By William Stalligs Processes ad Threads Resource Owership Process icludes a virtual address space to hold the process image The

More information

Evaluation scheme for Tracking in AMI

Evaluation scheme for Tracking in AMI A M I C o m m u i c a t i o A U G M E N T E D M U L T I - P A R T Y I N T E R A C T I O N http://www.amiproject.org/ Evaluatio scheme for Trackig i AMI S. Schreiber a D. Gatica-Perez b AMI WP4 Trackig:

More information

3D Model Retrieval Method Based on Sample Prediction

3D Model Retrieval Method Based on Sample Prediction 20 Iteratioal Coferece o Computer Commuicatio ad Maagemet Proc.of CSIT vol.5 (20) (20) IACSIT Press, Sigapore 3D Model Retrieval Method Based o Sample Predictio Qigche Zhag, Ya Tag* School of Computer

More information

ISSN (Print) Research Article. *Corresponding author Nengfa Hu

ISSN (Print) Research Article. *Corresponding author Nengfa Hu Scholars Joural of Egieerig ad Techology (SJET) Sch. J. Eg. Tech., 2016; 4(5):249-253 Scholars Academic ad Scietific Publisher (A Iteratioal Publisher for Academic ad Scietific Resources) www.saspublisher.com

More information

Performance Plus Software Parameter Definitions

Performance Plus Software Parameter Definitions Performace Plus+ Software Parameter Defiitios/ Performace Plus Software Parameter Defiitios Chapma Techical Note-TG-5 paramete.doc ev-0-03 Performace Plus+ Software Parameter Defiitios/2 Backgroud ad Defiitios

More information

Probability of collisions in Soft Input Decryption

Probability of collisions in Soft Input Decryption Issue 1, Volume 1, 007 1 Probability of collisios i Soft Iput Decryptio Nataša Živić, Christoph Rulad Abstract I this work, probability of collisio i Soft Iput Decryptio has bee aalyzed ad calculated.

More information

Primitive polynomials selection method for pseudo-random number generator

Primitive polynomials selection method for pseudo-random number generator Joural of hysics: Coferece Series AER OEN ACCESS rimitive polyomials selectio method for pseudo-radom umber geerator To cite this article: I V Aiki ad Kh Alajjar 08 J. hys.: Cof. Ser. 944 0003 View the

More information

Appendix D. Controller Implementation

Appendix D. Controller Implementation COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Appedix D Cotroller Implemetatio Cotroller Implemetatios Combiatioal logic (sigle-cycle); Fiite state machie (multi-cycle, pipelied);

More information

Adaptive Resource Allocation for Electric Environmental Pollution through the Control Network

Adaptive Resource Allocation for Electric Environmental Pollution through the Control Network Available olie at www.sciecedirect.com Eergy Procedia 6 (202) 60 64 202 Iteratioal Coferece o Future Eergy, Eviromet, ad Materials Adaptive Resource Allocatio for Electric Evirometal Pollutio through the

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 19 Query Optimizatio Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio Query optimizatio Coducted by a query optimizer i a DBMS Goal:

More information

Lower Bounds for Sorting

Lower Bounds for Sorting Liear Sortig Topics Covered: Lower Bouds for Sortig Coutig Sort Radix Sort Bucket Sort Lower Bouds for Sortig Compariso vs. o-compariso sortig Decisio tree model Worst case lower boud Compariso Sortig

More information

MOTIF XF Extension Owner s Manual

MOTIF XF Extension Owner s Manual MOTIF XF Extesio Ower s Maual Table of Cotets About MOTIF XF Extesio...2 What Extesio ca do...2 Auto settig of Audio Driver... 2 Auto settigs of Remote Device... 2 Project templates with Iput/ Output Bus

More information

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor. Part A Datapath Design

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor. Part A Datapath Design COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter The Processor Part A path Desig Itroductio CPU performace factors Istructio cout Determied by ISA ad compiler. CPI ad

More information

The isoperimetric problem on the hypercube

The isoperimetric problem on the hypercube The isoperimetric problem o the hypercube Prepared by: Steve Butler November 2, 2005 1 The isoperimetric problem We will cosider the -dimesioal hypercube Q Recall that the hypercube Q is a graph whose

More information

Task scenarios Outline. Scenarios in Knowledge Extraction. Proposed Framework for Scenario to Design Diagram Transformation

Task scenarios Outline. Scenarios in Knowledge Extraction. Proposed Framework for Scenario to Design Diagram Transformation 6-0-0 Kowledge Trasformatio from Task Scearios to View-based Desig Diagrams Nima Dezhkam Kamra Sartipi {dezhka, sartipi}@mcmaster.ca Departmet of Computig ad Software McMaster Uiversity CANADA SEKE 08

More information

performance to the performance they can experience when they use the services from a xed location.

performance to the performance they can experience when they use the services from a xed location. I the Proceedigs of The First Aual Iteratioal Coferece o Mobile Computig ad Networkig (MobiCom 9) November -, 99, Berkeley, Califoria USA Performace Compariso of Mobile Support Strategies Rieko Kadobayashi

More information

On the Use of Hard-Decision LDPC Decoders on MLC NAND Flash Memory

On the Use of Hard-Decision LDPC Decoders on MLC NAND Flash Memory O the Use of Hard-Decisio LDPC Decoders o MLC NAND Flash Memory Khoa Le ad Fakhreddie Ghaffari ETIS, UMR-8051, Uiversité Paris Seie, Uiversité de Cergy-Potoise, ENSEA, CNRS, Frace. {khoa.letrug, fakhreddie.ghaffari}@esea.fr

More information

An Improved Shuffled Frog-Leaping Algorithm for Knapsack Problem

An Improved Shuffled Frog-Leaping Algorithm for Knapsack Problem A Improved Shuffled Frog-Leapig Algorithm for Kapsack Problem Zhoufag Li, Ya Zhou, ad Peg Cheg School of Iformatio Sciece ad Egieerig Hea Uiversity of Techology ZhegZhou, Chia lzhf1978@126.com Abstract.

More information

Optimum Solution of Quadratic Programming Problem: By Wolfe s Modified Simplex Method

Optimum Solution of Quadratic Programming Problem: By Wolfe s Modified Simplex Method Volume VI, Issue III, March 7 ISSN 78-5 Optimum Solutio of Quadratic Programmig Problem: By Wolfe s Modified Simple Method Kalpaa Lokhade, P. G. Khot & N. W. Khobragade, Departmet of Mathematics, MJP Educatioal

More information

Lecture 1: Introduction and Strassen s Algorithm

Lecture 1: Introduction and Strassen s Algorithm 5-750: Graduate Algorithms Jauary 7, 08 Lecture : Itroductio ad Strasse s Algorithm Lecturer: Gary Miller Scribe: Robert Parker Itroductio Machie models I this class, we will primarily use the Radom Access

More information

AN OPTIMIZATION NETWORK FOR MATRIX INVERSION

AN OPTIMIZATION NETWORK FOR MATRIX INVERSION 397 AN OPTIMIZATION NETWORK FOR MATRIX INVERSION Ju-Seog Jag, S~ Youg Lee, ad Sag-Yug Shi Korea Advaced Istitute of Sciece ad Techology, P.O. Box 150, Cheogryag, Seoul, Korea ABSTRACT Iverse matrix calculatio

More information

Python Programming: An Introduction to Computer Science

Python Programming: An Introduction to Computer Science Pytho Programmig: A Itroductio to Computer Sciece Chapter 1 Computers ad Programs 1 Objectives To uderstad the respective roles of hardware ad software i a computig system. To lear what computer scietists

More information

Massachusetts Institute of Technology Lecture : Theory of Parallel Systems Feb. 25, Lecture 6: List contraction, tree contraction, and

Massachusetts Institute of Technology Lecture : Theory of Parallel Systems Feb. 25, Lecture 6: List contraction, tree contraction, and Massachusetts Istitute of Techology Lecture.89: Theory of Parallel Systems Feb. 5, 997 Professor Charles E. Leiserso Scribe: Guag-Ie Cheg Lecture : List cotractio, tree cotractio, ad symmetry breakig Work-eciet

More information

Filter design. 1 Design considerations: a framework. 2 Finite impulse response (FIR) filter design

Filter design. 1 Design considerations: a framework. 2 Finite impulse response (FIR) filter design Filter desig Desig cosideratios: a framework C ı p ı p H(f) Aalysis of fiite wordlegth effects: I practice oe should check that the quatisatio used i the implemetatio does ot degrade the performace of

More information

One advantage that SONAR has over any other music-sequencing product I ve worked

One advantage that SONAR has over any other music-sequencing product I ve worked *gajedra* D:/Thomso_Learig_Projects/Garrigus_163132/z_productio/z_3B2_3D_files/Garrigus_163132_ch17.3d, 14/11/08/16:26:39, 16:26, page: 647 17 CAL 101 Oe advatage that SONAR has over ay other music-sequecig

More information

ANN WHICH COVERS MLP AND RBF

ANN WHICH COVERS MLP AND RBF ANN WHICH COVERS MLP AND RBF Josef Boští, Jaromír Kual Faculty of Nuclear Scieces ad Physical Egieerig, CTU i Prague Departmet of Software Egieerig Abstract Two basic types of artificial eural etwors Multi

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 18 Strategies for Query Processig Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio DBMS techiques to process a query Scaer idetifies

More information

Computing a k-sparse n-length Discrete Fourier Transform using at most 4k samples and O(k log k) complexity

Computing a k-sparse n-length Discrete Fourier Transform using at most 4k samples and O(k log k) complexity 2013 IEEE Iteratioal Symposium o Iformatio Theory Computig a k-sparse -legth Discrete Fourier Trasform usig at most 4k samples ad O(k log k) complexity Sameer Pawar ad Kaa Ramchadra Dept of Electrical

More information

Automatic Generation of Polynomial-Basis Multipliers in GF (2 n ) using Recursive VHDL

Automatic Generation of Polynomial-Basis Multipliers in GF (2 n ) using Recursive VHDL Automatic Geeratio of Polyomial-Basis Multipliers i GF (2 ) usig Recursive VHDL J. Nelso, G. Lai, A. Teca Abstract Multiplicatio i GF (2 ) is very commoly used i the fields of cryptography ad error correctig

More information

Improved FEC: Improving The Efficiency of Forward Error Correction Coding In Reducing The Network Packet Loss

Improved FEC: Improving The Efficiency of Forward Error Correction Coding In Reducing The Network Packet Loss Improved FEC: Improvig The Efficiecy of Forward Error Correctio Codig I Reducig The Network Packet Loss Kaakam Siva Ram Prasad 1, M.V.S.S Nagedraadh 2, M.Satya Sriivas 3 M.Tech Studet, Computer Sciece

More information

CIS 121 Data Structures and Algorithms with Java Fall Big-Oh Notation Tuesday, September 5 (Make-up Friday, September 8)

CIS 121 Data Structures and Algorithms with Java Fall Big-Oh Notation Tuesday, September 5 (Make-up Friday, September 8) CIS 11 Data Structures ad Algorithms with Java Fall 017 Big-Oh Notatio Tuesday, September 5 (Make-up Friday, September 8) Learig Goals Review Big-Oh ad lear big/small omega/theta otatios Practice solvig

More information

Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits

Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits Egieerig Letters, :, EL Reversible Realizatio of Quaterary Decoder, Multiplexer, ad Demultiplexer Circuits Mozammel H.. Kha, Member, ENG bstract quaterary reversible circuit is more compact tha the correspodig

More information

A Generalized Set Theoretic Approach for Time and Space Complexity Analysis of Algorithms and Functions

A Generalized Set Theoretic Approach for Time and Space Complexity Analysis of Algorithms and Functions Proceedigs of the 10th WSEAS Iteratioal Coferece o APPLIED MATHEMATICS, Dallas, Texas, USA, November 1-3, 2006 316 A Geeralized Set Theoretic Approach for Time ad Space Complexity Aalysis of Algorithms

More information

Using the Keyboard. Using the Wireless Keyboard. > Using the Keyboard

Using the Keyboard. Using the Wireless Keyboard. > Using the Keyboard 1 A wireless keyboard is supplied with your computer. The wireless keyboard uses a stadard key arragemet with additioal keys that perform specific fuctios. Usig the Wireless Keyboard Two AA alkalie batteries

More information

EE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 13 Control and Sequencing: Hardwired and Microprogrammed Control

EE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 13 Control and Sequencing: Hardwired and Microprogrammed Control EE 459/500 HDL Based Digital Desig with Programmable Logic Lecture 13 Cotrol ad Sequecig: Hardwired ad Microprogrammed Cotrol Refereces: Chapter s 4,5 from textbook Chapter 7 of M.M. Mao ad C.R. Kime,

More information

THIN LAYER ORIENTED MAGNETOSTATIC CALCULATION MODULE FOR ELMER FEM, BASED ON THE METHOD OF THE MOMENTS. Roman Szewczyk

THIN LAYER ORIENTED MAGNETOSTATIC CALCULATION MODULE FOR ELMER FEM, BASED ON THE METHOD OF THE MOMENTS. Roman Szewczyk THIN LAYER ORIENTED MAGNETOSTATIC CALCULATION MODULE FOR ELMER FEM, BASED ON THE METHOD OF THE MOMENTS Roma Szewczyk Istitute of Metrology ad Biomedical Egieerig, Warsaw Uiversity of Techology E-mail:

More information

Combination Labelings Of Graphs

Combination Labelings Of Graphs Applied Mathematics E-Notes, (0), - c ISSN 0-0 Available free at mirror sites of http://wwwmaththuedutw/ame/ Combiatio Labeligs Of Graphs Pak Chig Li y Received February 0 Abstract Suppose G = (V; E) is

More information

The Counterchanged Crossed Cube Interconnection Network and Its Topology Properties

The Counterchanged Crossed Cube Interconnection Network and Its Topology Properties WSEAS TRANSACTIONS o COMMUNICATIONS Wag Xiyag The Couterchaged Crossed Cube Itercoectio Network ad Its Topology Properties WANG XINYANG School of Computer Sciece ad Egieerig South Chia Uiversity of Techology

More information

Chapter 11. Friends, Overloaded Operators, and Arrays in Classes. Copyright 2014 Pearson Addison-Wesley. All rights reserved.

Chapter 11. Friends, Overloaded Operators, and Arrays in Classes. Copyright 2014 Pearson Addison-Wesley. All rights reserved. Chapter 11 Frieds, Overloaded Operators, ad Arrays i Classes Copyright 2014 Pearso Addiso-Wesley. All rights reserved. Overview 11.1 Fried Fuctios 11.2 Overloadig Operators 11.3 Arrays ad Classes 11.4

More information

Throughput-Delay Scaling in Wireless Networks with Constant-Size Packets

Throughput-Delay Scaling in Wireless Networks with Constant-Size Packets Throughput-Delay Scalig i Wireless Networks with Costat-Size Packets Abbas El Gamal, James Mamme, Balaji Prabhakar, Devavrat Shah Departmets of EE ad CS Staford Uiversity, CA 94305 Email: {abbas, jmamme,

More information

A SOFTWARE MODEL FOR THE MULTILAYER PERCEPTRON

A SOFTWARE MODEL FOR THE MULTILAYER PERCEPTRON A SOFTWARE MODEL FOR THE MULTILAYER PERCEPTRON Roberto Lopez ad Eugeio Oñate Iteratioal Ceter for Numerical Methods i Egieerig (CIMNE) Edificio C1, Gra Capitá s/, 08034 Barceloa, Spai ABSTRACT I this work

More information

Stone Images Retrieval Based on Color Histogram

Stone Images Retrieval Based on Color Histogram Stoe Images Retrieval Based o Color Histogram Qiag Zhao, Jie Yag, Jigyi Yag, Hogxig Liu School of Iformatio Egieerig, Wuha Uiversity of Techology Wuha, Chia Abstract Stoe images color features are chose

More information

A Parallel DFA Minimization Algorithm

A Parallel DFA Minimization Algorithm A Parallel DFA Miimizatio Algorithm Ambuj Tewari, Utkarsh Srivastava, ad P. Gupta Departmet of Computer Sciece & Egieerig Idia Istitute of Techology Kapur Kapur 208 016,INDIA pg@iitk.ac.i Abstract. I this

More information

CS 683: Advanced Design and Analysis of Algorithms

CS 683: Advanced Design and Analysis of Algorithms CS 683: Advaced Desig ad Aalysis of Algorithms Lecture 6, February 1, 2008 Lecturer: Joh Hopcroft Scribes: Shaomei Wu, Etha Feldma February 7, 2008 1 Threshold for k CNF Satisfiability I the previous lecture,

More information

SRx. HD/SD Dual Input Diversity COFDM Receiver. Features. Options

SRx. HD/SD Dual Input Diversity COFDM Receiver. Features. Options HD/SD Dual Iput Diversity COFDM Receiver Features Dual iput maximum ratio combiig diversity receiver Umatched adjacet chael performace Superior broadcast grade video MPEG4 Part-10/H.264 2 moo audio chaels

More information

are two specific neighboring points, F( x, y)

are two specific neighboring points, F( x, y) $33/,&$7,212)7+(6(/)$92,',1* 5$1'20:$/.12,6(5('8&7,21$/*25,7+0,17+(&2/285,0$*(6(*0(17$7,21 %RJGDQ602/.$+HQU\N3$/86'DPLDQ%(5(6.$ 6LOHVLDQ7HFKQLFDO8QLYHUVLW\'HSDUWPHQWRI&RPSXWHU6FLHQFH $NDGHPLFND*OLZLFH32/$1'

More information

Lecturers: Sanjam Garg and Prasad Raghavendra Feb 21, Midterm 1 Solutions

Lecturers: Sanjam Garg and Prasad Raghavendra Feb 21, Midterm 1 Solutions U.C. Berkeley CS170 : Algorithms Midterm 1 Solutios Lecturers: Sajam Garg ad Prasad Raghavedra Feb 1, 017 Midterm 1 Solutios 1. (4 poits) For the directed graph below, fid all the strogly coected compoets

More information

Symbolic Execution with Abstraction

Symbolic Execution with Abstraction Software Tools for Techology Trasfer mauscript No. (will be iserted by the editor) Symbolic Executio with Abstractio Saswat Aad 1, Coria S. Păsăreau 2, Willem Visser 3 1 College of Computig, Georgia Istitute

More information

Force Network Analysis using Complementary Energy

Force Network Analysis using Complementary Energy orce Network Aalysis usig Complemetary Eergy Adrew BORGART Assistat Professor Delft Uiversity of Techology Delft, The Netherlads A.Borgart@tudelft.l Yaick LIEM Studet Delft Uiversity of Techology Delft,

More information

Civil Engineering Computation

Civil Engineering Computation Civil Egieerig Computatio Fidig Roots of No-Liear Equatios March 14, 1945 World War II The R.A.F. first operatioal use of the Grad Slam bomb, Bielefeld, Germay. Cotets 2 Root basics Excel solver Newto-Raphso

More information

A Note on Least-norm Solution of Global WireWarping

A Note on Least-norm Solution of Global WireWarping A Note o Least-orm Solutio of Global WireWarpig Charlie C. L. Wag Departmet of Mechaical ad Automatio Egieerig The Chiese Uiversity of Hog Kog Shati, N.T., Hog Kog E-mail: cwag@mae.cuhk.edu.hk Abstract

More information

Reliable Transmission. Spring 2018 CS 438 Staff - University of Illinois 1

Reliable Transmission. Spring 2018 CS 438 Staff - University of Illinois 1 Reliable Trasmissio Sprig 2018 CS 438 Staff - Uiversity of Illiois 1 Reliable Trasmissio Hello! My computer s ame is Alice. Alice Bob Hello! Alice. Sprig 2018 CS 438 Staff - Uiversity of Illiois 2 Reliable

More information