Machine Learning for High-Speed Channel Design. Dale Becker and Jose Hejase IBM Systems
|
|
- Wilfrid Rogers
- 5 years ago
- Views:
Transcription
1 Machine Learning for High-Speed Channel Design Dale Becker and Jose Hejase IBM Systems
2 Outline Artificial Neural Networks and Signal Integrity Example: Frequency Domain Compliance Method Opportunity: Using HSSCDR and System Channels with the CAEML Project Imagine: a powerful, efficient methodology for future high-speed channel design and analysis
3 Genetic Algorithms Applied to SI EPEPS o I/O Buffers ca to improve worst case corner prediction and simulation times o Bit string analysis of source synchronous eye diagrams IBM Application o Internal IBM code - SNAP o Optimization of channel parameters given a set of package models in HSSCDR and maximization or minimization of channel response o HSSCDR = IBM s high speed serial simulator A Desire o Develop machine learning techniques to advance the power of our high-speed serial analysis o Leverage the machine learning fundamentals to a broad set of our design and analysis applications
4 Frequency-Domain Compliance Method - Motivation Our initial foray into Machine Learning o Use a machine learned model to determine channel outcome without classical time-domain eye diagram simulation of that channel Motivation While beneficial in many ways time-domain simulations to generate eye diagrams are time consuming, require specialized tools, and require high levels of expertise. Implementation Develop a frequency-domain compliance method based on S- Parameter response Implement the method in CadenceSI S. T. Winet al., "High speed bus signal integrity compliance using a frequency domain model," 2016 IEEE International Symposium on Electromagnetic Compatibility (EMC), Ottawa, ON, 2016, pp S. T. Win, J. A. Hejase, W. D. Becker, G. A. Wiedemeier and D. M. Dreps, "A frequency domain high speed bus signal integrity compliance model: Design methodology and implementation," 2015 IEEE 65th Electronic Components and Technology Conference (ECTC), San Diego, CA, 2015, pp
5 Frequency-Domain Compliance Method - Parameters Identify necessary channel frequency domain properties which may affect a signal travelling through the channel Seven parameters needed for our high-speed channels ILF ILD ILDB ILDA SXTF SXTB SXTA
6 Frequency-Domain Compliance Method Model Development Run a large amount of full time-domain simulations on channels with variable properties o Full HSSCDR runs including Tx/Rx IP and equalization presets Procedure for finding the frequency domain model
7 Frequency-Domain Compliance Method Application to Channel
8 Frequency-Domain Compliance Method Benefits Reduces simulation time with less experienced users. o 10 seconds vs. multiple 15 minutes10 7 bit simulation o Clear pass / fail criteria with one pass of analysis Frequency domain compliance checking works very well to predict channel compliance with bus IO circuitry when compared to time domain simulations. o No failing channel in time domain simulation was predicted as passing in the frequency domain compliance method Frequency domain compliance models created for 8 different high speed buses (spanning 3 generations of IBM Server Products) 4.8 Gb/s to Gb/s Frequency domain compliance method is bus topology independent o Note: As more simulations are run, learned method predicts pass / fail with less margin
9 Machine Learning Projects Using HSSCDR Ongoing work with Georgia Tech as part of CAEML
10 High Speed Serdes Clock Data Recovery (HSSCDR): High Speed Serdes Clock Data Recovery (HSSCDR): IBM tool (Troy Beukema, IBM Research) Time domain simulation (eye diagrams / bath tub curves) Uses Transmitter and Receiver noise, jitter and equalization properties. Uses s-parameter behavioral models to represent the channel. Evaluates signal integrity as a result of travelling from the transmitter to the receiver through the channel. Eye Diagram at Receiver input Eye Diagram at Receiver output Veye 0 pk Heye %UI
11 Machine Learning Projects Using HSSCDR 1. Determining worst case channel corner/design combination to determine whether channel will pass with tolerance effects considered. o Historically, this has been done by sweeping all possible combinations. While accurate, this can take a lot of time and may lead to assumptions/pessimistic considerations in order to arrive at a solution within reasonable time. o Machine learning models should be able make us arrive at accurate solutions in a much smaller time frame. 11
12 Machine Learning Projects Using HSSCDR 2. Determining bath tub curve using 100K bits in stead of 10M bits. o Use of Kernel estimation method to learn the PDF of the received signal at the output of the receiver. o The use of the obtained PDF to determine BER bathtub of channel. o Will lead to faster time to solution with at least similar accuracy. 12
13 Machine Learning Projects Using HSSCDR 3. Developing a machine learned model for determining the eye, frequency response, BER tub of a particular channel topology given certain variable properties within the channel such as: lengths, connectors, materials, etc o Extend this machine learned model using transfer learning to determine properties of a particular channel topology (different from the aforementioned topology) given a certain frequency response, eye diagram and BER tub. o Has great potential to reduce time to solution in addition to increasing flexibility on the different factors that could be considered to do an analysis with more coverage. Additionally, the extension can give us design constraints that would support required SI constraints (eye, frequency response, etc.) 13
14 Imagine the Possibility Integrated development of methodology o We want to work with CAEML to make the center a valuable extension of our internal team to leverage the research in machine learning for our future methodology of high-speed serial link analysis. Not just serial link analysis: o The machine learning fundamentals developed are applied to a broader set of important electronics design and analysis important to us.
Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement
Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement Todd Westerhoff (SiSoft) Mike Steinberger (SiSoft) Walter Katz (SiSoft) Barry Katz (SiSoft) Adge Hawes (IBM) Kent
More informationPost Silicon Electrical Validation
Post Silicon Electrical Validation Tony Muilenburg 1 1/21/2014 Homework 4 Review 2 1/21/2014 Architecture / Integration History 3 1/21/2014 4 1/21/2014 Brief History Of Microprocessors 5 1/21/2014 6 1/21/2014
More informationHigh-Speed Jitter Testing of XFP Transceivers
White Paper High-Speed Jitter Testing of XFP Transceivers By Andreas Alpert Abstract Jitter is a key performance factor in high-speed digital transmission systems, such as synchronous optical networks/synchronous
More informationProposal for modeling advanced SERDES
Proposal for modeling advanced SERDES IBM, Cadence June 2006 1 CADENCE DESIGN SYSTEMS, INC. Presenters, Contributors Presenters / Contributors 1. Joe Abler IBM Systems & Technology Group High Speed Serial
More informationSerial ATA Gen2 Jitter Tolerance Testing
Serial ATA Gen2 Jitter Tolerance Testing Abstract Guy Foster SyntheSys Research, Inc. February 21, 2006 SR-TN054 Serial ATA [i] is an increasingly common serial bus technology aimed at disk drive applications.
More informationPCI Express 4.0. Electrical compliance test overview
PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link
More informationAn Overview of High-Speed Serial Bus Simulation Technologies
An Overview of High-Speed Serial Bus Simulation Technologies Asian IBIS Summit, Beijing, China September 11, 27.25.2.15.1.5 -.5 -.1 Arpad Muranyi arpad_muranyi@mentor.com Vladimir Dmitriev-Zdorov -.15
More informationAgilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes
Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes Data Sheet Features of the EZJIT Plus software that optimize jitter analysis include: Easy-to-use jitter
More informationPCI Express Link Equalization Testing 서동현
PCI Express Link Equalization 서동현 Application Engineer January 19th, 2016 Agenda Introduction Page 2 Dynamic Link Equalization TX/RX Link Equalization Tests Test Automation RX Stress Signal Calibration
More informationAn Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation
An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation C. Chastang, A. Amédéo V. Poisson, P. Grison, F. Demuynck C. Gautier, F. Costa Thales Communications &
More informationHigh-speed Interconnect Simulation Using Particle Swarm Optimization
1 High-speed Interconnect Simulation Using Particle Swarm Optimization Subas Bastola and Chen-yu Hsu Intel Corporation subas.bastola@intel.com, chen-yu.hsu@intel.com Abstract Particle Swarm Optimization
More informationHigh-speed I/O test: The ATE paradigm must change
High-speed I/O test: The ATE paradigm must change 2005 VLSI Test Symposium Session 4C Burnie West May 2005 Outline The brave new world Test methodology PHY testing Functional testing ATE specifications
More informationData Communication. Chapter # 1: Introduction. By: William Stalling
Data Communication Chapter # 1: By: Introduction William Stalling Data Communication The exchange of data between two devices via some form of transmission medium such as cable wire. For data communications
More informationKeysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet
Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes Data Sheet 02 Keysight EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes - Data Sheet Table of Contents
More informationMachine Learning for Selected SI & PI Problems. Timothy Michalka Sr. Director, Engineering Qualcomm Technologies, Inc. 18-Oct-2017
Machine Learning for Selected SI & PI Problems Timothy Michalka Sr. Director, Engineering Qualcomm Technologies, Inc. 18-Oct-2017 1 Outline ML @ Qualcomm Technologies, Inc. SI & PI project interests 2
More informationAN 608: HST Jitter and BER Estimator Tool for Stratix IV GX and GT Devices
AN 608: HST Jitter and BER Estimator Tool or Stratix IV GX and GT Devices July 2010 AN-608-1.0 The high-speed communication link design toolkit (HST) jitter and bit error rate (BER) estimator tool is a
More informationLVDS applications, testing, and performance evaluation expand.
Stephen Kempainen, National Semiconductor Low Voltage Differential Signaling (LVDS), Part 2 LVDS applications, testing, and performance evaluation expand. Buses and Backplanes D Multi-drop D LVDS is a
More informationAllegro Sigrity SI Streamlining the creation of high-speed interconnect on digital PCBs and IC packages
Streamlining the creation of high-speed interconnect on digital PCBs and IC packages The Cadence Allegro Sigrity signal integrity (SI) integrated high-speed design and analysis environment streamlines
More informationExplore your design space including IBIS AMI models with Advanced Channel Simulation
Explore your design space including IBIS AMI models with Advanced Channel Simulation Heidi Barnes Vincent Poisson Presenter: May, 2013 Agenda How good is my PHY? Channel Simulation Options Spice (Circuit
More information100GEL C2M Channel Analysis Update
100GEL C2M Channel Analysis Update Jane Lim, Cisco Pirooz Tooyserkani, Cisco Upen Reddy Kareti, Cisco Joel Goergen, Cisco Marco Mazzini, Cisco 9/5/2018 IEEE P802.3ck 100Gb/s, 200Gb/s, and 400Gb/s Electrical
More informationAnalyzing Digital Jitter and its Components
2004 High-Speed Digital Design Seminar Presentation 4 Analyzing Digital Jitter and its Components Analyzing Digital Jitter and its Components Copyright 2004 Agilent Technologies, Inc. Agenda Jitter Overview
More informationBoard Design Guidelines for PCI Express Architecture
Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following
More information1A7 Optimization of Power Delivery Networks for Maximizing Signal Integrity PIs: M. Swaminathan & C. Ji Post Doc: M. Larbi Students: H. M.
Annual Report & Y2 Proposal 1A7 Optimization of Power Delivery Networks for Maximizing Signal Integrity PIs: M. Swaminathan & C. Ji Post Doc: M. Larbi Students: H. M. Torun 1A7 Optimization of Power Delivery
More informationPCI Express 4.0 Test Solution
PCI Express 4.0 Test Solution Key Features PCIe Gen4 CEM compliance testing: Transmitter preset and signal quality Transmitter link equalization Receiver test calibration Receiver jitter tolerance Fully
More informationLeveraging IBIS Capabilities for Multi-Gigabit Interfaces. Ken Willis - Cadence Design Systems Asian IBIS Summit, Shanghai, PRC November 13, 2017
Leveraging IBIS Capabilities for Multi-Gigabit Interfaces Ken Willis - Cadence Design Systems Asian IBIS Summit, Shanghai, PRC November 13, 2017 Overview In writing EDI CON paper Signal Integrity Methodology
More informationParallel Methods for Verifying the Consistency of Weakly-Ordered Architectures. Adam McLaughlin, Duane Merrill, Michael Garland, and David A.
Parallel Methods for Verifying the Consistency of Weakly-Ordered Architectures Adam McLaughlin, Duane Merrill, Michael Garland, and David A. Bader Challenges of Design Verification Contemporary hardware
More informationin Synchronous Ethernet Networks
Jitter and Wander Measurements in Synchronous Ethernet Networks Andreas Alpert ITSF November 2008 Agenda Introduction ti Synchronous Ethernet Ji d W d A Jitter and Wander Aspects Test Applications in SyncE
More informationElectrical optimization and simulation of your PCB design
Electrical optimization and simulation of your PCB design Steve Gascoigne Senior Consultant at Mentor Graphics Zagreb, 10. lipnja 2015. Copyright CADCAM Group 2015 The Challenge of Validating a Design..
More informationWhite Paper Compromises of Using a 10-Gbps Transceiver at Other Data Rates
White Paper Compromises of Using a 10-Gbps Transceiver at Other Data Rates Introduction Many applications and designs are adopting clock data recovery-based (CDR) transceivers for interconnect data transfer.
More informationOpen System Architecture Selecting the Right Cable and Connectivity for Your Application
Open System Architecture Selecting the Right Cable and Connectivity for Your Application Kenneth Cornelison Industry Consultant Wire and Cable Technology Engineering Resources Key Discussion Points TIA
More informationIBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems
IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems Hongtao Zhang, hongtao@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Xiaoqing Dong, dongxiaoqing82@huawei.com Geoff Zhang, geoffz@xilinx.com Outline
More informationHOME :: FPGA ENCYCLOPEDIA :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE
Page 1 of 8 HOME :: FPGA ENCYCLOPEDIA :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE FPGA I/O When To Go Serial by Brock J. LaMeres, Agilent Technologies Ads by Google Physical Synthesis Tools Learn How to Solve
More informationBuffered Co-scheduling: A New Methodology for Multitasking Parallel Jobs on Distributed Systems
National Alamos Los Laboratory Buffered Co-scheduling: A New Methodology for Multitasking Parallel Jobs on Distributed Systems Fabrizio Petrini and Wu-chun Feng {fabrizio,feng}@lanl.gov Los Alamos National
More information802.3cb PMD and Channel. Anthony Calbone 3/14/2016
802.3cb PMD and Channel Anthony Calbone 3/14/2016 Overview The presentation introduces a single link segment for each 2.5 Gb/s and 5 Gb/s for 802.3cb This link segment is described for two different reference
More informationBuilding IBIS-AMI Models for DDR5 Applications. Todd Westerhoff, SiSoft
Building IBIS-AMI Models for DDR5 Applications Todd Westerhoff, SiSoft SPEAKERS Image Todd Westerhoff VP, Semiconductor Relations, SiSoft twesterh@sisoft.com www.sisoft.com Todd has over 37 years of experience
More informationCost Effective Solution for Receiver Characterization
12.5 Gb/s Programmable Pattern Generator Cost Effective Solution for Receiver Characterization Product Highlights 24Mb pattern memory supports virtually any pattern Integrated two tap de-emphasis Fully
More informationSPISim StatEye/AMI User s Guide
SPISim StatEye/AMI User s Guide Latest Version: V20180315 SPISim LLC Vancouver, WA 98683, USA Tel. +1-408-905-6692 http://www.spisim.com This user s guide describes the SPISim s StatEye channel analysis
More informationThe PXI Modular Instrumentation Architecture
The PXI Modular Instrumentation Architecture Overview The PXI (PCI extensions for Instrumentation) specification defines a rugged PC platform for measurement and automation. PXI modular instrumentation
More informationBenefits of Embedded RAM in FLEX 10K Devices
Benefits of Embedded RAM in FLEX 1K Devices January 1996, ver. 1 Product Information Bulletin 2 Introduction Driven by the demand to integrate many more digital functions in a single device, custom logic
More informationUsing IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation
Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation CDNLive Boston August 2013 Mark Marlett and Mahesh Tirupattur, Analog Bits Ken Willis and Kumar Keshavan, Cadence
More informationChannel Based Methods for Signal Integrity Evaluation COMPAL ELECTRONICS, INC. Taipei Server Business Aug 13, 2013
Channel Based Methods for Signal Integrity Evaluation COMPAL ELECTRONICS, INC. Taipei Server Business Aug 13, 2013 Agenda Evolution of Signal Integrity Evaluation Review of Industrial Specification Foundation
More informationUNDERSTANDING IBIS-AMI SIMULATIONS
UNDERSTANDING IBIS-AMI SIMULATIONS Track 6, Session TH4 Douglas Burns dburns@sisoft.com John Madsen jmadsen@sisoft.com Signal Integrity Software, Inc. Signal Integrity Software, Inc. Todd Westerhoff Signal
More informationOptical SerDes Test Interface for High-Speed and Parallel Testing
June 7-10, 2009 San Diego, CA SerDes Test Interface for High-Speed and Parallel Testing Sanghoon Lee, Ph. D Sejang Oh, Kyeongseon Shin, Wuisoo Lee Memory Division, SAMSUNG ELECTRONICS Why Interface? High
More informationTraining Fees 4,250 US$ per participant for Public Training includes Materials/Handouts, tea/coffee breaks, refreshments & Buffet Lunch
Training Title PLC & SCADA SYSTEMS Training Duration 5 days Training Venue and Dates REF IC012 PLC & SCADA Systems 5 04-08 Feb $4,250 Abu Dhabi, UAE Training Fees 4,250 US$ per participant for Public Training
More informationPCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers
PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed
More informationElchin Mammadov. Overview of Communication Systems
Overview of Communication Systems About Me Studying towards the Masters of Applied Science in Electrical and Computer Engineering. My research area is about implementing a communication framework (software
More informationIBIS Model Validation Review. Lance Wang IBIS Asian Summit 2012 Nov. 16, 2012 Yokohama, Japan
IBIS Model Validation Review Lance Wang lwang@iometh.com IBIS Asian Summit 2012 Nov. 16, 2012 Yokohama, Japan TM Outlines Motivation History Method Review Common Mistakes Conclusion 2006-2012 IO Methodology
More informationSection 3 - Backplane Architecture Backplane Designer s Guide
Section 3 - Backplane Architecture Backplane Designer s Guide March 2002 Revised March 2002 The primary criteria for backplane design are low cost, high speed, and high reliability. To attain these often-conflicting
More informationGiza: Erasure Coding Objects across Global Data Centers
Giza: Erasure Coding Objects across Global Data Centers Yu Lin Chen*, Shuai Mu, Jinyang Li, Cheng Huang *, Jin li *, Aaron Ogus *, and Douglas Phillips* New York University, *Microsoft Corporation USENIX
More informationImplementing LVDS in Cyclone Devices
Implementing LVDS in Cyclone Devices March 2003, ver. 1.1 Application Note 254 Introduction Preliminary Information From high-speed backplane applications to high-end switch boxes, LVDS is the technology
More informationDigital Camera Image Acquisition
NI PCI-1424, NI PCI-1422 NI PCI-1424 RS422, LVDS, or TTL area- and line-scan camera compatibility Full 8-, 10-, 12-, 14-, 16-, 24-, and 32-bit resolution (grayscale or color) 50 MHz pixel clock rate with
More informationAchieving PCI Express Compliance Faster
Achieving PCI Express Compliance Faster Agenda PCIe Overview including what s new with Gen4 PCIe Transmitter Testing PCIe Receiver Testing Intro to Tektronix s PCIe Tx and Rx Test Solution PCIe Market
More informationEMC SRM 3.0 & ViPR 1.1
EMC SRM 3.0 & ViPR 1.1 VIRTUALIZE EVERYTHING COMPROMISE NOTHING CHRIS RATCLIFFE VIKRAM BHAMBRI Advanced Software Division EMC Corporation 1 The EMC Exabyte Journey 2 Disruptive / Opportunistic IT Trends
More informationPROBABILISTIC SCHEDULING MICHAEL ROITZSCH
Faculty of Computer Science Institute of Systems Architecture, Operating Systems Group PROBABILISTIC SCHEDULING MICHAEL ROITZSCH DESKTOP REAL-TIME 2 PROBLEM worst case execution time (WCET) largely exceeds
More informationHigh Speed Design Testing Solutions
High Speed Design Testing Solutions - Advanced Tools for Compliance, Characterization and Debug name title Agenda High-Speed Serial Test Challenges High-Speed Serial Test Simplified - Characterization
More informationUniversal Asynchronous Receiver/Transmitter Core
Datasheet iniuart Universal Asynchronous Receiver/Transmitter Core Revision 2.0 INICORE INC. 5600 Mowry School Road Suite 180 Newark, CA 94560 t: 510 445 1529 f: 510 656 0995 e: info@inicore.com www.inicore.com
More informationData center interconnect for the enterprise hybrid cloud
WHITEPAPER Data center interconnect for the enterprise hybrid cloud The world is moving to the cloud. Everything from entertainment and consumer mobile applications to enterprise software and government
More informationSystem Debugging Tools Overview
9 QII53027 Subscribe About Altera System Debugging Tools The Altera system debugging tools help you verify your FPGA designs. As your product requirements continue to increase in complexity, the time you
More informationA Dynamic NOC Arbitration Technique using Combination of VCT and XY Routing
727 A Dynamic NOC Arbitration Technique using Combination of VCT and XY Routing 1 Bharati B. Sayankar, 2 Pankaj Agrawal 1 Electronics Department, Rashtrasant Tukdoji Maharaj Nagpur University, G.H. Raisoni
More informationDeep Learning for Embedded Security Evaluation
Deep Learning for Embedded Security Evaluation Emmanuel Prouff 1 1 Laboratoire de Sécurité des Composants, ANSSI, France April 2018, CISCO April 2018, CISCO E. Prouff 1/22 Contents 1. Context and Motivation
More informationDesignCon SerDes Architectures and Applications. Dave Lewis, National Semiconductor Corporation
DesignCon 2004 SerDes Architectures and Applications Dave Lewis, National Semiconductor Corporation Abstract When most system designers look at serializer/deserializer (SerDes) devices, they often compare
More informationDDR3 DIMM 1867 Interposer For use with Agilent Logic Analyzers
DDR3 DIMM 1867 Interposer For use with Agilent Logic Analyzers DDR3 1867 MT/s bus analysis Supports Agilent 16900-series logic analyzers Includes protocol-decode software, probe configuration software,
More informationModule 1. Introduction. Version 2, CSE IIT, Kharagpur
Module 1 Introduction Version 2, CSE IIT, Kharagpur Introduction In this module we shall highlight some of the basic aspects of computer networks in two lessons. In lesson 1.1 we shall start with the historical
More informationVirtex-6 FPGA GTX Transceiver OTU1 Electrical Interface
Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface Characterization Report Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for
More informationEMC Storage Resource Management
EMC Storage Resource Management Tim Dell EMC Solutions Manager 1 Resource Reporting.Um yeah 2 Storage Resource Management Software Magic Quadrant for Storage Resource Management and SAN Management Software,
More informationDDR3 DIMM 2133 Interposer For use with Agilent Logic Analyzers
DDR3 DIMM 2133 Interposer For use with Agilent Logic Analyzers DDR3 2133 MT/s bus analysis Supports Agilent 16900-series and U4154A logic analyzers Includes protocol-decode software, probe configuration
More informationSPI-4.2 Interoperability with the Intel IXF1110 in Stratix GX Devices
SPI-4.2 Interoperability with the Intel IXF1110 in Stratix GX Devices May 2003, ver. 1.0 Application Note 227 Introduction The system packet interface level 4 phase 2 (SPI-4.2) specification, defined by
More informationUnderstanding and Using the Controller Area Network Communication Protocol
Marco Di Natale Haibo Zeng Paolo Giusto Arkadeb Ghosal Understanding and Using the Controller Area Network Communication Protocol Theory and Practice ^Spri ringer Contents..? 1 The CAN 2.0b Standard 1
More informationInformation Driven Healthcare:
Information Driven Healthcare: Machine Learning course Lecture: Feature selection I --- Concepts Centre for Doctoral Training in Healthcare Innovation Dr. Athanasios Tsanas ( Thanasis ), Wellcome Trust
More informationA Data-Parallel Genealogy: The GPU Family Tree. John Owens University of California, Davis
A Data-Parallel Genealogy: The GPU Family Tree John Owens University of California, Davis Outline Moore s Law brings opportunity Gains in performance and capabilities. What has 20+ years of development
More informationCMP Model Application in RC and Timing Extraction Flow
INVENTIVE CMP Model Application in RC and Timing Extraction Flow Hongmei Liao*, Li Song +, Nickhil Jakadtar +, Taber Smith + * Qualcomm Inc. San Diego, CA 92121 + Cadence Design Systems, Inc. San Jose,
More informationBIRD AMI Model New IBIS Support
Industrial Solutions and Services Your Success is Our Goal BIRD 104.1 AMI Model New IBIS Support Manfred Maurer manfred.maurer@siemens.com www.siemens.de/edh Manfred Maurer Folie 1 Classical Way of IBIS
More informationEnabling DFM Flow Peter Rabkin Xilinx, Inc.
Enabling DFM Flow Peter Rabkin Xilinx, Inc. Open DFM Workshop San Jose CA v 9, 2006 2006 All Rights Reserved Fabless Litho-DFM Requirements Design Tolerance Req s Systematic & automated litho compliance
More informationDatacenter Management and The Private Cloud. Troy Sharpe Core Infrastructure Specialist Microsoft Corp, Education
Datacenter Management and The Private Cloud Troy Sharpe Core Infrastructure Specialist Microsoft Corp, Education System Center Helps Deliver IT as a Service Configure App Controller Orchestrator Deploy
More informationREF IC012 PLC & SCADA Systems Feb $4,250 Abu Dhabi, UAE
Training Title PLC & SCADA SYSTEMS Training Duration 5 days Training Venue and Dates REF IC012 PLC & SCADA Systems 5 05 09 Feb $4,250 Abu Dhabi, UAE Training Fees 4,250 US$ per participant for Public Training
More informationPCI Express 1.0a and 1.1 Add-In Card Transmitter Testing
Abstract PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Joan Gibson November 2006 SR-TN062 Add-in cards designed for PCI Express require numerous tests to assure inter-operability with different
More informationSelecting PLLs for ASIC Applications Requires Tradeoffs
Selecting PLLs for ASIC Applications Requires Tradeoffs John G. Maneatis, Ph.., President, True Circuits, Inc. Los Altos, California October 7, 2004 Phase-Locked Loops (PLLs) are commonly used to perform
More informationSuccessfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance
the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool and fixture changes Agilent
More informationARTIST-Relevant Research from Linköping
ARTIST-Relevant Research from Linköping Department of Computer and Information Science (IDA) Linköping University http://www.ida.liu.se/~eslab/ 1 Outline Communication-Intensive Real-Time Systems Timing
More informationSerDes Channel Simulation in FPGAs Using IBIS-AMI
White Paper: Virtex-6 FPGA Family WP382 (v10) December 9, 2010 SerDes Channel Simulation in FPGAs Using IBIS-AMI By: Romi Mayder The IBIS Algorithmic Modeling Interface (IBIS-AMI) was developed to enable
More informationL12: I/O Systems. Name: ID:
L12: I/O Systems Name: ID: Synchronous and Asynchronous Buses Synchronous Bus (e.g., processor-memory buses) Includes a clock in the control lines and has a fixed protocol for communication that is relative
More informationSpecifying Crosstalk. Adam Healey Agere Systems May 4, 2005
Specifying Crosstalk Adam Healey Agere Systems May 4, 2005 Proposal Use the power-sum crosstalk (MDNEXT and MDFEXT) limits proposed by D Ambrosia et al. [1] as the normative specification for crosstalk.
More informationTopic 8a Introduction to Optimization
Course Instructor Dr. Raymond C. Rumpf Office: A 337 Phone: (915) 747 6958 E Mail: rcrumpf@utep.edu Topic 8a Introduction to Optimization EE 4386/5301 Computational Methods in EE Outline Introduction The
More informationAn Empirical Study of High Availability in Stream Processing Systems
An Empirical Study of High Availability in Stream Processing Systems Yu Gu, Zhe Zhang, Fan Ye, Hao Yang, Minkyong Kim, Hui Lei, Zhen Liu Stream Processing Model software operators (PEs) Ω Unexpected machine
More informationTHREE THINGS TO CONSIDER WHEN DESIGNING ELECTRONIC PRODUCTS WITH HIGH-SPEED CONSTRAINTS BY: PATRICK CARRIER, MENTOR GRAPHICS CORP.
THREE THINGS TO CONSIDER WHEN DESIGNING ELECTRONIC PRODUCTS WITH HIGH-SPEED CONSTRAINTS BY: PATRICK CARRIER, MENTOR GRAPHICS CORP. P A D S W H I T E P A P E R w w w. p a d s. c o m INTRODUCTION Designing
More informationADVANCED SCADA CONTROL SYSTEMS
Training Title ADVANCED SCADA CONTROL SYSTEMS Training Duration 5 days Training Venue and Dates Advanced SCADA Control System 5 08 12 Sep $3,750 Abu Dhabi, UAE In any of the 5 star hotel. The exact venue
More informationTransmitter testing for MMF PMDs
Transmitter testing for MMF PMDs IEEE P802.3cd, San Diego, July 2016 Jonathan Ingham Foxconn Interconnect Technology Supporters Will Bliss (Broadcom) Ali Ghiasi (Ghiasi Quantum) Vasu Parthasarathy (Broadcom)
More informationImplementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices
Implementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices November 2008, ver. 1.1 Introduction LVDS is becoming the most popular differential I/O standard for high-speed transmission
More informationTraining Venue and Dates September, 2019 $4,000 Dubai, UAE PLC & SCADA Systems Trainings will be conducted in any of the 5 star hotels.
Training Title PLC & SCADA SYSTEMS Training Duration 5 days Training Venue and Dates 5 15-19 September, 2019 $4,000 Dubai, UAE PLC & SCADA Systems Trainings will be conducted in any of the 5 star hotels.
More information9. Lecture Neural Networks
Soft Control (AT 3, RMA) 9. Lecture Neural Networks Application in Automation Engineering Outline of the lecture 1. Introduction to Soft Control: definition and limitations, basics of "smart" systems 2.
More informationCSI3131 Final Exam Review
CSI3131 Final Exam Review Final Exam: When: April 24, 2015 2:00 PM Where: SMD 425 File Systems I/O Hard Drive Virtual Memory Swap Memory Storage and I/O Introduction CSI3131 Topics Process Computing Systems
More informationApplication Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationANTC205. Introduction
ANTC205 Introduction The JitterBlocker takes very noisy and jittery clocks and cleans out all the deterministic and excessive jitter. It can handle thousands of picoseconds of period jitter at its input
More informationAirTight: A Resilient Wireless Communication Protocol for Mixed- Criticality Systems
AirTight: A Resilient Wireless Communication Protocol for Mixed- Criticality Systems Alan Burns, James Harbin, Leandro Indrusiak, Iain Bate, Robert Davis and David Griffin Real-Time Systems Research Group
More informationCA Test Data Manager Key Scenarios
WHITE PAPER APRIL 2016 CA Test Data Manager Key Scenarios Generate and secure all the data needed for rigorous testing, and provision it to highly distributed teams on demand. Muhammad Arif Application
More informationApplication Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationChapter 8 OSI Physical Layer
Chapter 8 OSI Physical Layer Upper OSI layer protocols prepare data from the human network for transmission to its destination. The Physical layer controls how data is placed on the communication media.
More informationIntroducing Cisco Network Analysis Module (NAM) Software 5.0
Introducing Cisco Network Analysis Module (NAM) Software 5.0 Next Generation User Experience Deepak Bhargava, Product Manager, Cisco Damien Lim, Technical Marketing Engineer, Cisco February 8/9, 2011 1
More informationImplementation and use of Software Defined Radio (SDR) technology for Public Safety, Traffic applications, and Highway Engineering
Implementation and use of Software Defined Radio (SDR) technology for Public Safety, Traffic applications, and Highway Engineering Topics of discussion * Section 1. Wireless vs. Wired. Advantages and disadvantages
More informationHands-On Wide Area Storage & Network Design WAN: Design - Deployment - Performance - Troubleshooting
Hands-On WAN: Design - Deployment - Performance - Troubleshooting Course Description This highly intense, vendor neutral, Hands-On 5-day course provides an in depth exploration of Wide Area Networking
More information