USB Type-C Design Implementations Overview & Test Solution. Seo Dong-Hyun
|
|
- Owen Ray
- 5 years ago
- Views:
Transcription
1 USB Type-C Design Implementations Overview & Test Solution Seo Dong-Hyun
2 USB Type-C Overview
3 What is the USB Type-C Connector? One connector to rule them all Original USB Industry Drivers Single connector type/expandability Performance/Speed Power Ease of Use for End-User Type-C Industry Drivers Broad application in standards 10 Gb/s with path to 40 Gb/s Can handle 5 Amps at 20Volts Reversible (can be flipped) Page 3
4 The Communications Ecosystem Where does USB-C fit? Chipsets & Components Handsets & Devices Base Stations & Broadband Network Infrastructure Data & Cloud Computing 2G/3G/4G Base Stations Small Cells Switches/ Routers Long-haul Optical Networks Enterprises Data Centers Type-C Page 4
5 Why Does It Matter? Simplicity and Capability to consumer. Complexity to Designers, Integrators, and Validators Speed Speeds of the Future and Backwards Compatibility Power Up to 100 W Power direction no longer fixed Standards Integration Page 5
6 USB Type C Signal Plan High Speed Lanes B12 A1 4 High Speed Lanes: Up to 20Gbs each RX1 RX1 TX1 TX1 Port 1 V BUS V BUS SBU2 CC1 D- D+ CC2 + D+ D- SBU1 V BUS V BUS TX2 TX2 RX2 RX2 Port 2 B1 A12 Page 6
7 USB Type C Signal Plan Power Pins B12 A1 RX1 TX1 RX1 TX1 V BUS V BUS SBU2 CC1 D- D+ D+ D- CC2 SBU1 Power Pins 4 4 Supply Pins Handles up to 5 amps V BUS TX2 TX2 V BUS RX2 RX2 B1 A12 Page 7
8 USB Type C Signal Plan Sideband Use Pins B12 A1 RX1 TX1 RX1 TX1 V BUS V BUS SBU2 CC1 D- D+ D+ D- CC2 SBU1 V BUS TX2 TX2 V BUS RX2 RX2 SBU lines: Extra lines for alternate use B1 A12 Page 8
9 USB Type C Signal Plan USB2.0 Pins B12 A1 RX1 TX1 RX1 TX1 V BUS V BUS SBU2 CC1 D- D+ CC2 x D+ D- SBU1 USB2 lines: USB2 operation Link Communication V BUS V BUS TX2 RX2 TX2 RX2 B1 A12 Page 9
10 USB Type C Signal Plan CC Pins B12 A1 RX1 TX1 RX1 TX1 V BUS V BUS SBU2 CC1 D- D+ D+ D- CC lines for: Configuration Mngmt, Supply Power to Cable Power Delivery Communication CC2 SBU1 V BUS V BUS TX2 RX2 TX2 RX2 B1 A12 Page 10
11 USB Type C Port Function USB3.1 & USB2.0 B12 A1 Alt STD USB3.1 Operation STD Mux Port Mux RX1 TX1 RX1 TX1 V BUS V BUS SBU2 CC1 D- D+ USB2.0 Operation D+ USB 3.1 D+ D- CC2 SBU1 V BUS V BUS D- USB 2.0 TX2 RX2 Product TX2 RX2 B1 A12 Page 11
12 USB Type C Port Function Power Lines B12 A1 Supply RX1 RX1 TX1 TX1 Provider/ Consumer V BUS SBU2 V BUS CC1 D- D+ D+ D- Power (V BUS ) Control & Alt Mode CC2 V BUS SBU1 V BUS TX2 RX2 TX2 RX2 B1 A12 Page 12
13 USB Type C Port Function SBU Lines (Sideband Use) SBU lines NOT used in USB3.1 Become active in alternate mode only to support the alternate technology. RX1 RX1 B12 TX1 TX1 A1 DisplayPort SBU1 -> AUX + SBU2 -> AUX - V BUS V BUS SBU2 CC1 D- D+ D+ D- MHL SBU1 -> e-cbus-s SBU2 -> e-cbus-s Thunderbolt CC2 V BUS SBU1 V BUS SBU1 -> LSRX SBU2 -> LSTX TX2 TX2 RX2 RX2 B1 A12 Page 13
14 USB Type C Port Function CC Lines (Configuration Channel) CC1 and CC2 Sensed for Termination: If cable termination (R A ) is present at CCn Then CCn=>V CONN RX1 RX1 V BUS SBU2 TX1 TX1 V BUS CC1 D- D+ CC2 B12 D+ D- SBU1 A1 R P V C CC Downstream Facing Port (Host) V sense_d V Conn Cable-End Circuitry R A B1 V BUS TX2 TX2 V BUS RX2 RX2 A12 Page 14
15 USB Type C Port Function CC Lines (Configuration Channel) CC1 and CC2 Sensed for Termination: If cable termination (R A ) is present at CCn Then CCn=>V CONN Else When Link partner terminated then Port orientations are known and CC Line becomes the power delivery channel. B1 RX1 RX1 V BUS SBU2 TX1 TX1 V BUS CC1 D- D+ CC2 V BUS TX2 TX2 B12 D+ D- SBU1 V BUS RX2 RX2 A1 A12 R P V C CC R D Downstream Facing Port (Host) V sense_d1 V sense_u1 V CONN Cable-End Circuitry R A R A V CONN Page Cable-End Circuitry Device (Upstream Facing Port) 15
16 USB Type C Port Function Port Configuration V C R P V sense_d Port Mux Port Mux CC V CONN R A R A R D V sense_u1 V CONN Downstream Facing Port Cable Upstream Facing Port Page 16
17 USB Type C Port Function Port Configuration (Cable Flip at UFP) V C R P V sense_d Port Mux Port Mux R A CC V CONN V CONN R A R D V sense_u2 Downstream Facing Port Cable Upstream Facing Port Page 17
18 USB Type-C PD (Power Delivery) Validation Solutions
19 USB Power Delivery Example Only 1 traditional wall power cord Power Data SSD Page 19
20 USB-PD Specification Test Plan Three Test Sections Page 20
21 Chapter 5: Physical Layer Test (Provider/Consumer) USB-PD Coupon(s) Passive Probe GRL-USB-PD-C Controller Page 21
22 USB-PD Device Testing using N8840A Test setup Dual Role Devices (P/C or C/P) Requires electrical load (eload) and current probe for load test SMPS Power Adapter will be sufficient however an external power supply is recommended if a clean power source is needed for Vconn Page 22
23 N8840A USB-PD Electrical and Protocol Compliance Test Software Power Delivery Compliance Testing Runs on Infiniium based oscilloscopes S-Series recommended for hardware protocol trigger Performs BMC-PHY Compliance tests Performs BMC-PROT Compliance tests Performs BMC-POW Compliance tests Automates Compliance tests when used with Type-C Test Controller Developed in partnership with GRL (Granite River Labs) Page 23
24 USB-PD Device Testing using N8840A Compliance Test Results Page 24
25 PD Compliance Test Configuration Dual Role Port (DRP) Test (GRL-USB-PD-C1) eload Mainframe 250W eload Module USB/GPIB Cable (USB3.1-C-PDC) Page 25
26 N8837A USB-PD Protocol Trigger and Decode Keysight Power Delivery protocol decode and hardware triggering with S-Series USB PD CC and Vbus line signal USB PD protocol decoding window example Hardware serial trigger in S-Series Page 26
27 USB 3.1 Overview
28 USB 3.1 Gen1 and Gen2 2.2 db -3.1 db GHz Page 28
29 USB 3.1 LTSSM TX compliance mode RX compliance mode - loopback Page 29
30 USB 3.1 Compliance Patterns Page 30
31 USB3.1 Channel Budget Host Device chip Host Routing Cable characteristics Device routing chip Ic pins Connector Type Connector Type Ic pins Loss at Nyquist is identified here. Channel Models (s-parameters) required. Page 31
32 USB 3.1 Type-C TX Test Solutions
33 USB 3.1 gen2 10Gb/s USB 3.1 Type C Fixture Kit rev 2 HW channel Page 33
34 Testing USB 3.1 TX w/type C TX RX Mux TX0 RX0 TX1 RX1 Vbus Switch Matrix Short Channel Model Host Long Channel Model SCD1, SCD2, Ping Type C SigTest Power Delivery Controller Cc Line Orientatin Vconn,, Connection Downstream Facing Port PING LFPS Toggles CMM C New TPA BW=20GHz? Page 34
35 High level Test Setup for USB C-Connector Power and signal control for N7016A Page 35
36 N7015A Type C Test Fixture High speed coax cables, Matched pairs for TX2+, TX2-, RX2+, RX2- Type C plug connection to DUT (receptacle) 2 pin header for SBU1 and SBU2 test points Vbus and CC lines to N7016A fixture via USB Type C (plug style) cable USB2.0 D+ and D- High speed coax cables, Matched pairs for TX1+, TX1-, RX1+, RX1- High speed (TX/RX) and D+/D- lanes to scope through coax cables N7015A de-embedding models will be created and integrated in to compliance applications and Infiniium baseline software Power and Control signals to low speed N7016A fixture though type C cable View SBU1/2 signals Page 36
37 N7016A Type-C low speed signal access and control fixture Connects to N7015A through a captive C type cable (port 1) conveying CC 1, CC 2, SBU1, SBU2, V BUS and Controls to terminate CC 1, CC 2 independently (Ra, Rp, Rd) Control to load Vconn (2 different loadings possible) External power for power consumers Type C receptacle to plug into other devices or cables (port 2) USB2.0 interface for external control from application or standalone SW on a PC Page 37
38 U7243B USB 3.1 TX Compliance Application Keysight solution features: Support USB3.1 Gen1/Gen2 USB-IF Sigtest & Keysight SDA algorithm CTLE Adc scan Support live & saved waveform USB-IF and customer s embedded transfer function External instrument for triggering SCD1/2, LBPM and toggle Compliance Pattern Page 38
39 U7243B USB 3.1 TX Compliance Application Gen 1 test items, LFPS, SSC, eye mask, Jitter Gen2 LFPS, trepeat, tburst, tpwm, tlfps_0, tlfps_1 SSC test items Select/Scan for optimal Adc of CTLE Eye mask and Jitter test by SDA algorithm Eye mask and Jitter test by SigTest algorithm Page 39
40 N8821A/B USB 3.1 Gen1/Gen2 Protocol Trigger and Decode USB 3.1 Gen1 and Gen 2 protocol decode in less than 30 seconds Integrated software-based protocol-level triggers Save time and eliminate errors by viewing packets at the protocol level Use time-correlated views to quickly troubleshoot serial protocol problems back to their timing or signal integrity root cause Page 40
41 USB 3.1 Type-C RX Test Solutions
42 USB 3.x Comparison USB 3.0 (aka USB 3.1 Gen 1 PHY) USB 3.1 (aka USB 3.1 Gen 2 PHY) Data rate 5Gb/s ±300ppm (SSC variations not accounted for) Coding 8b/10b scrambler: G(X) = X 16 + X 5 + X 4 + X scrambler reset by COM (K28.5) or BRST seed: FFFFh Symbol lock: K28.5, some implementations might be able to use K28.1or K Gb/s ±300ppm (SSC variations not accounted for) 128b/132b scrambler: G(X) = X 23 + X 21 + X 16 + X 8 + X 5 + X scrambler reset by SYNC OS seed: 1D BFBCh Block alignment: SYNC OS + SDS OS and realignment thr ough SKP OS SKP K28.1, K28.1 SKP OS with variable number of SKPs LFPS CDR PLL transfer: f 3dB = 10MHz peaking max = 2dB HPF transfer: f 3dB = 4.9MHz peaking 0dB damping factor = SSC Modulation rate: 30kHz to 33kHz Deviation: +0 to -4000(min)/-5000(max) Max slew rate: 10ms/s De-emphasis Post: -3dB Pre: 2.2dB Post: -3.1dB Device host capability negotiation is done during Low Frequen cy Periodic Signaling (LFPS) phase using LFPS modulation s chemes PLL transfer: f 3dB = 15MHz peaking max = 2dB HPF transfer: f 3dB = 7.5MHz peaking 0dB damping factor = Modulation rate: 30kHz to 33kHz Deviation: +0 to -4000(min)/-5000(max) New df/dt requirement: 1250 (max) ppm/μs instead of max slew rate spec Page 42
43 Typical USB 3.0 Link Turn-on Sequence LTSSM states: Host Power-up Rx. Detect. Reset Rx. Detect. Active Polling. LFPS Polling. RxEQ Polling. Active Polling. Configuration Polling. Idle Loopback warm reset de-assert termination detected LFPS handshake TSEQ transmitted TS1 received TS2 received if directed Device Compliance warm reset Rx. Detect. Reset Rx. Detect. Active Polling. LFPS Polling. RxEQ Polling. Active Polling. Configuration Polling. Idle Loopback multiple states Power-up J-BERT s sequence trigger can be used to trigger scope captures for each trainings step in combination with scope s protocol decode very helpful for debugging a trainings sequence Page 43
44 Typical USB 3.1 Link Turn-on Sequence LTSSM states: Powerup warm reset Rx. Detect. Reset Rx. Detect. Reset warm reset de-assert Rx. Detect. Active Rx. Detect. Active termination detected Polling. LFPS Polling. LFPS SCD1 LFPS handshake Polling. LFPS Plus Polling. LFPS Plus SCD2 LFPS handshake Polling. Portmatch Polling. Portmatch PHY Capability LBPM handshake Polling. Port Config Polling. Port Config PHY Ready LBPM handshake Polling. RxEQ TSEQ transmitted Polling. RxEQ Polling. Active Polling. Active TS1 received Polling. Configuration TS2 received Polling. Idle Polling. Idle if directed Polling. Configuration Loopback Loopback Compliance Powerup multiple states J-BERT s sequence trigger can be used to trigger scope captures for each trainings step very helpful for debugging a trainings sequence Page 44
45 Scope J-BERT USB 3.0/3.1 5Gb/s RX Test Calibration Compliance Test Channel Type-C Connector 1m cable with USB Type-C connectors Type-C to Type C board Cal fixture CLB V bus Same setup for host or device with exception of Type-C to Type-C board: Host RX breakout for DUT TX to BERT RX channel, no V bus connection Host TX no breakout, no V bus connection Device RX breakout for DUT TX to BERT RX, V bus connection Device TX no breakout, no V bus connection Exact trace length of CLB is not defined yet 1m cable with USB Type-C connectors Page 45
46 USB 3.1 gen2 10Gb/s USB 3.1 Type C 23dB Cal Channel CLB Scope J-BERT 1m cable with USB Type-C connectors Type-C to Type C board Mock host / device Compliance Load Board (CLB): A fixture set contains three CLBs with traces of different lengths to be able to adjust residual ISI Four versions of Type-C to Type-C board: Host RX breakout for DUT TX to BERT RX channel, no V bus connection Host TX no breakout, no V bus connection Device RX breakout for DUT TX to BERT RX, V bus connection Device TX no breakout, no V bus connection Mock-Up fixture: Simulates reference device/host loss. Used for calibration only. Page 46
47 J-BERT PG USB 3.1 gen2 10Gb/s USB 3.1 Type C 14.5dB Test Channel J-BERT ED V bus DUT Unlike for USB 3.0/3.1 gen1 5G RX testing USB 3.1 gen2 10G RX compliance testing requires to test each test frequency for bits. Page 47
48 Testing USB 3.1 RX w/type C Controller TX RX Mux TX0 RX0 TX1 RX1 Vbus Switch Matrix Host Channel Error Detector Pattern Generator Type C Power Delivery Controller Cc Line Orientatin Vconn,, Connection Downstream Facing Port Page 48
49 USB 3.1 Gen1/Gen2 Receiver Test Setup Key capabilities: Analysis of coded & retimed data Support of 8b/10b and 128b/132b HW coding and decoding as well as HW scrambling Generates calibrated stress conditions for RX test (SSC, SJ, RJ, De-emphasis, ISI) Emulate LFPS 3-level signals with built-in electrical idle for loopback training and via channel Integrated Link Training, Tx Eq, Noise Impairment, Variable ISI, Receiver Equalizer/Eye Opener Page 49
50 N5990A Test Automation for USB Test Overview Compliance Tests: 5G RX Compliance long channel 5G RX Compliance short channel 5G RX Compliance LFPS 10G RX Compliance position 1 10G RX Compliance position 2 Characterization Tests: RX constant parameter RX jitter tolerance (SJ margin) RX and LFPS sensitivity RX data rate deviation LFPS Duty Cycle Page 50
51 N5990A Test Automation for USB 3.0/3.1 Ease of Use The N5990A Test Automation for USB 3.0/3.1 guides users through every setup changes with connection diagrams and detailed descriptions Page 51
52 Receiver Jitter Tolerance curve Gen1 vs Gen2 Rx Jtol RJ & Tx EQ updated by ECN Gen 2 define 7 SJ points in spec. Gen 1 define 5 SJ points in Spec, but 8 points in CTS (0.5MHz, 2.56) (0.5MHz, 2) (1MHz,0.1.28) (1MHz,1) (2MHz,0.64) (2MHz,0.5) (4MHz,0.32) RJpp 0.17 UI (4.9MHz,0.2) (50MHz,0.2) 0.14 UI RJpp (50MHz,0.17) (7.5MHz,0.17) (100MHz,0.17) Page 52
53 SuperSpeed Receiver Tests Rx Compliance and Jitter Tolerance Testing Automated instrument control for: Setup calibration Compliance test Characterization test Support for debugging Operator guidance Sophisticated test reports Controls J-BERT, Oscilloscope. Supports full product characterization including transmitter measurements Page 53
54 JTOL Margining Test Results Page 54
55 Receiver Characterization Example Automated instrument control for: Setup calibration Compliance test Characterization test Support for debugging Operator guidance Sophisticated test reports Controls J-BERT, Oscilloscope. Supports full product characterization including transmitter measurements Page 55
56 Keysight USB 3.1 Total Test Solution Transmitter Test Interconnect Test Receiver Test SW U7243B USB Compliance Test Software N5990A USB Compliance Test Software HW DSAV254A Infiniium Scope E5071C ENA Option TDR M8020A J-BERT High- Performance Serial BERT Fixture DUT N7015A/16A Tx Test Fixture Tx TBD Cable/Connector Test Fixture Cable TBD Rx Test Fixture from USB-IF Tx Rx Page 56
57 USB Type-C Interface and DP Alt Mode Overview
58 Review of DisplayPort Interface Data Ck Level Policy Mgr Tx DisplayPort Source Main Link PE Logic 4 Differential Lanes AUX Main Link Hot Plug Detect Up to 4 differential lanes: 4 possible bit rates TX: 4 possible level settings 4 possible pre-emphasis settings Spread Spectrum Clocking (optional) Dual Mode optional RX: Receiver individual clock recovery Receiver Tolerance curve specified. Receiver Sensitivity = 50mV 1 Differential Lane Bit Recovery DPCD EDID Data Interrupt DisplayPort Sink AUX Channel Phy Layer Bit rate at 1Mbs Manchester II encoded Purpose Link Management Test Mode control Page 58
59 DP USB Type C Port Function Alternate Mode: DisplayPort Downstream Facing Port (Video Output) STD Mux Port Mux Cable Provider/ Consumer V Conn V CONN CC USB 3.1 Supply Provider/ Consumer Port Mux Upstream Facing Port (Display) Page 59
60 DP Transmitter Testing: Whole Channel DUT Cable Model Sink Data Ck Level Driver Tx PE Logic Decode REFERENCE EQUALIZER Eye DisplayPort Source Standard DP mdp USB Type C Cable Loss Model CTLE DFE (50mv max) TP2 TP3 TP3EQ TP3EQ Math performed on oscilloscope on TP2 acquisition Page 60
61 TX Test Setup for DP over USB Type-C Keysight TPAs High Speed Phy test AUX Phy test Connector: Type C N7015A Fixtures N7016A USB C to DP cable Unigraf DPR-100 AUX Automation Keysight TPAs High Speed Phy test AUX Phy test Connector: Type C N7015A Fixtures N7016A USB C cable Power Delivery Controller AUX Automation Page 61
62 RX Test Setup for DP over USB Type-C InterSymbol Interference High Speed Phy test N7015A N7016A Unigraf DPT-200 USB C to DP cable AUX Automation Page 62
63 Keysight DisplayPort 1.3 Solutions and Solution Elements Source Test Solution Media Testing Sink Test Solution Link Layer & General Solutions Computer Motherboards, ICs, Graphic Cards Cables, PC Boards, Connectors PC Monitors Protocol Debug solution DSO V series Infiniium Real Time Oscilloscopes Artek CLE1000 M8020A JBERT Unigraf DPR-100 For automation U7232D DisplayPort Compliance Test SW E5071C VNA Unigraf DPT-200 N4915A-006 for Automation DP ISI Generation STD/mDP USB C Granite River Labs GRL-DP-DEC STD/mDP USB C STD/mDP USB C BIT-DP-RTF-0002 Luxshare Rec Wilder TPA N7015A TPA BIT-DP-CBL-0002 Luxshare Rec N5990A Rx Compliance Test SW Wilder TPA N7015A TPA Page 63
64 USB Type-C Interface and TBT Alt Mode Overview
65 Thunderbolt 3 Overview Announced in Q Uses the Type-C connector Channel aggregation: two independent 20Gbps links into one logical 40Gbps link Supports other standards through ALT mode Page 65
66 Testing Methodology Spec is at v0.7. CTS not yet released. Testing approach will be similar to Thunderbolt 2 Tx, Rx, and Return Loss Today, customers with Thunderbolt DUTs need to work with their Inte l PAE to meet the design guidelines and send their DUTs to Intel for t esting. Keysight can help with pre-compliance testing Tx testing Initial analysis is that 33GHz minimum BW is required for compli ance testing. Silicon characterization will need more BW since the 20/80 riseti me can be 10ps. Page 66
67 Thunderbolt 3 Transmitter Test Setup 25GHz BW required for compliance testing, more if closer to the silicon Thunderbolt-specific SW (Imaginarium, TenLira, TCL, scripts) Crosstalk generator Type-C test fixture UI, SSC, Rise/Fall, Jitter, Eye Diagram Near End/Far End New Preset testing and optimization for 10.3G and 20.6G Page 67
68 Thunderbolt 3 Return Loss Test DUT output PRBS31 on all lanes with SSC turned on Setup the Network Analyzer with automated measurements specific to Thunderbolt 3 Page 68
69 Test Setup: Case 1 and Case 2 Execution Common Mode Controller USB USB Aggressor DUT Common Mode Controller USB USB Aggressor TBT3 Cable DUT Page 69
70 Thunderbolt 3 Total Solution Transmitter Test Return Loss Test Receiver Test SW Thunderbolt Transmitter Test Software N5990A Automatic SW for TBT compliance HW TBT-TPA- UGH2 Controller V-Series Infiniium Oscilloscope E5071C Option TDR ENA Network Analyzer or 86100D DCA-X M8020A J-BERT High- Performance Serial BERT M8062A 32 Gb/s Multiplexer with De-emphasis TBT-TPA-UGH2 Controller N5171B Common Mode Source Fixture Fixture Fixture Fixture DUT Tx Cable Rx Error counter Page 70
71 Page 71
Type-C Technologies and Solutions
Type-C Technologies and Solutions 2016.12.20 Gary Hsiao Project Manager Gary_Hsiao@keysight.com Agenda Type-C Overview Type-C PD Solutions USB 3.1 Simulation Solutions USB 3.1 TX/RX Solutions USB 3.1 Cable/Connector
More informationThunderbolt over Type-C Overcoming Test Challenges
Thunderbolt over Type-C Challenges Juliana Fabricio Freire Keysight Technologies Engenheira de Aplicações juliana.freire@keysight.com June, 2016 Agenda Thunderbolt 3 Overview Measurement Challenges Tx
More informationAddressing USB Type-C TM transmitter receiver and cable test challenges 有效克服 USB Type-C TM 發射器 接收器及纜線的測試挑戰
Addressing USB Type-C TM transmitter receiver and cable test challenges 有效克服 USB Type-C TM 發射器 接收器及纜線的測試挑戰 2016/06/15 Francis Liu Sr. Project Manager Gary Hsiao Project Manager 索取技術白皮書 Topics Today Page
More informationPCI Express Link Equalization Testing 서동현
PCI Express Link Equalization 서동현 Application Engineer January 19th, 2016 Agenda Introduction Page 2 Dynamic Link Equalization TX/RX Link Equalization Tests Test Automation RX Stress Signal Calibration
More informationDisplayPort 1.4 Webinar
DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and
More informationPCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers
PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed
More informationPCI Express 4.0. Electrical compliance test overview
PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link
More informationCompliance test method and detailed spec for -USB3.0. Tektronix Korea YJ.PARK
Compliance test method and detailed spec for -USB3.0 Tektronix Korea YJ.PARK Differences from USB2.0 High-Speed 480MT/s No-SSC 2 wires for signaling Tx and Rx use the same wire 1 bi-directional link DC
More informationSuperSpeed USB 3.1. Physical Layer Test Challenges and Solutions
SuperSpeed USB 3.1 Physical Layer Test Challenges and Solutions 1 Agenda Agilent Digital Standards Program USB Industry and Specification Updates USB-IF Test Labs USB 2.0/3.0 Compliance Update USB 3.1
More informationAgilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief
Agilent Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief 1 Table of Contents Contents Disclaimer... 3 1 Introduction... 4 2 PCI Express Specifications... 4 3 PCI
More informationTektronix Innovation Forum
Tektronix Innovation Forum Enabling Innovation in the Digital Age DisplayPort 1.2 Spec Updates and overview of Physical layer conformance testing Presenter: John Calvin DisplayPort 1.2 Spec Updates Agenda
More informationSimplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title
Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction name title Agenda Introduction USB 3.0 SuperSpeed Why USB 3.0? Timeline Cable Transmitter Receiver Protocol
More informationTeledyne LeCroy. Teledyne LeCroy MOI for DisplayPort PHY CTS 1.2b Source Testing
Teledyne LeCroy DisplayPort Standard April, 2016 Teledyne LeCroy MOI for DisplayPort PHY CTS 1.2b Source Testing This document is provided "AS IS" and without any warranty of any kind, including, without
More informationDisplayPort Compliance Test Update
DisplayPort Compliance Test Update Katsuhiro Watanabe Granite River Labs kwatanabe@graniteriverlabs.com Agenda DP/DPC 1.4 Compliance Test DP 1.4 up-to-date requirements DP/DPC 1.4 Electrical Test Method
More informationDisplayPort Testing Challenges
DisplayPort Testing Challenges U N Vasudev May 6 th 2013 Agenda DisplayPort Overview DisplayPort 1.2 updates DisplayPort 1.2 Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview
More informationUSB Type-C Active Cable ECN
USB Type-C Active Cable ECN Christine Krause Active Cable WG Chair (Sponsored by Intel Corporation) USB Developer Days 2017 Taipei, Taiwan October 24 25, 2017 1 Introduction Scope Requirements for active
More informationADS USB 3.1 Compliance Test Bench
ADS 2016.01 USB 3.1 Compliance Test Bench Notices Keysight Technologies, Inc. 1983-2016 1400 Fountaingrove Pkwy., Santa Rosa, CA 95403-1738, United States All rights reserved. No part of this documentation
More informationAchieving PCI Express Compliance Faster
Achieving PCI Express Compliance Faster Agenda PCIe Overview including what s new with Gen4 PCIe Transmitter Testing PCIe Receiver Testing Intro to Tektronix s PCIe Tx and Rx Test Solution PCIe Market
More informationKeysight Technologies How to Correlate USB Type-C Simulation and Measurement
Keysight Technologies How to Correlate USB Type-C Simulation and Measurement Keysight and Type-C: Create a faster path to done Application Note 02 Keysight How to Correlate USB Type-C Simulation and Measurement
More informationPCIe 4.0 Physical Layer Transmitter and Receiver Testing
PCIe 4.0 Physical Layer Transmitter and Receiver Testing April 2017 Rick Eads PCI Express Solutions Planner Page Agenda PCIe 4.0 Ecosystem and Timeline PCIe 4.0 TX Testing and Tools PCIe U.2 Testing RX
More informationUSB 3.2 PHY and Link Spec
USB 3.2 PHY and Link Spec Howard Heck PHY WG Chair Huimin Chen Link WG Chair (Sponsored by Intel Corporation) USB Developer Days 2017 Taipei, Taiwan October 24 25, 2017 1 USB 3.2 Goals Recap Doubling the
More informationUSB 3.0 Receiver Compliance Testing
USB 3.0 Receiver Compliance Testing Methods of Implementation Using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B Digital De-Emphasis Processor, Instrument Switch, and DSA/DSO/MSO71254B
More informationSuccessfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance
the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool and fixture changes Agilent
More informationKeysight N5990A-155 Display Port. User Guide
Keysight N5990A-155 Display Port User Guide Notices Keysight Technologies 2017 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation
More informationKeysight N5990A DisplayPort Extended Tests Embedded DisplayPort
Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort Calibration and Test Procedure Descriptions User Guide Notices Keysight Technologies 2018 No part of this manual may be reproduced in any
More informationUSB-C and DP Alt Mode Testing with Unigraf UCD
USB-C and DP Alt Mode Testing with Unigraf UCD-340 2017-07-13 Data, Power and Display in One Interface USB Type-C USB Type-C High Speed Data Power Management Display Connection Superior Features in USB-C
More informationKeysight N5990A Type-C Extension. User Guide
Keysight N5990A Type-C Extension User Guide Notices Keysight Technologies 2017 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation
More informationMaster your next PCIe test PCI Express J-BERT M8020A High-Performance BERT. Application Brief
Master your next PCIe test PCI Express J-BERT M8020A High-Performance BERT Application Brief Table of Contents Revision History 3 Disclaimer 3 1 Introduction 4 2 PCI Express Specifications 4 3 PCI Express
More informationDisplayPort 1.4 and Type-C Compliance/Debug Solution
DisplayPort 1.4 and Type-C Compliance/Debug Solution Optional signal validation helps to detect anomalies quickly in the signal Reports available in mht, pdf and csv formats for advanced data analysis
More informationPCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair
PCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair Copyright 2015, PCI-SIG, All Rights Reserved 1 Agenda PCIe Compliance Program Status PCIe Compliance Process Compliance Test
More informationDisplayPort Solutions-Customer Presentation
DisplayPort Solutions-Customer Presentation DisplayPort 1.2 Spec Update Agenda DisplayPort 1.2 Overview DisplayPort Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview for DP1.2
More informationAdvanced Techniques for Validating PCI Express 4.0 Transmitters and Receivers Rick Eads Principal PCIe Tools Planner Keysight Technologies
Advanced Techniques for Validating PCI Express 4.0 Transmitters and Receivers Rick Eads Principal PCIe Tools Planner Keysight Technologies Page Agenda PCIe 4.0 Ecosystem and Timeline PCIe 4.0 TX Testing
More informationPCI Express 4.0 Test Solution
PCI Express 4.0 Test Solution Key Features PCIe Gen4 CEM compliance testing: Transmitter preset and signal quality Transmitter link equalization Receiver test calibration Receiver jitter tolerance Fully
More informationPCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1
PCI Express TM Architecture PHY Electrical Test Considerations Revision 1.1 February 2007 i PHY ELECTRICAL TEST CONSIDERATIONS, REVISION 1.1 REVISION REVISION HISTORY DATE 1.0 Initial Release. 4/26/2004
More informationKeysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet
Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes Data Sheet 02 Keysight EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes - Data Sheet Table of Contents
More informationPCI Gen3 (8GT/s) Receiver Test
PCI Gen3 (8GT/s) Receiver Test Tektronix MOI for PCIe Gen3 (8GT/s) Receiver Jitter Tolerance Test (Add-In Card and System) using BSX Series BERTScope Bit Error Tester and BERTScope PCIE3.0 Receiver Testing
More informationPCI Express Rx-Tx-Protocol Solutions
PCI Express Rx-Tx-Protocol Solutions Customer Presentation December 13, 2013 Agenda PCIe Gen4 Update PCIe Gen3 Overview PCIe Gen3 Tx Solutions Tx Demo PCIe Gen3 Rx Solutions Rx Demo PCIe Gen3 Protocol
More informationHigh Speed Design Testing Solutions
High Speed Design Testing Solutions - Advanced Tools for Compliance, Characterization and Debug name title Agenda High-Speed Serial Test Challenges High-Speed Serial Test Simplified - Characterization
More informationProvides information for this release. Describes added functions for this release. Describes bug fixes in the released software version.
ANRITSU CORPORATION 5-1-1 Onna, Atsugi-shi, Kanagawa 243-8555 Japan Anritsu - GRL PCIe 4.0 CEM Rx Test Application Release Note First Edition This software is released for PCIe CEM Rx Test. Table of Contents
More informationN1014A SFF-8431 (SFP+)
DATA SHEET N1014A SFF-8431 (SFP+) Compliance and Debug Application for 86100D DCA-X and N109X DCA-M Oscilloscopes Be Confident With Compliant Measurements Easy-to-use oscilloscope application that lets
More informationComprehensive USB 3.1 Test Suite
Comprehensive USB 3.0 Test Suite Comprehensive USB 3.1 Test Suite Key Features Single vendor solution for the full range of USB 3.1 tests Fully automated Transmitter and Receiver testing Transmitter Testing
More informationAgilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes
Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or 80000 Series Oscilloscopes Data Sheet Verify and debug your PCI Express designs
More informationKeysight U7243C USB Gbps and 10 Gbps Transmitter Compliance Software
Keysight U7243C USB 3.1 5 Gbps and 10 Gbps Transmitter Compliance Software For the Infiniium Series Oscilloscopes Data Sheet 02 Keysight U7243C USB 3.1 5 Gbps and 10 Gbps Transmitter Compliance Software
More information5 GT/s and 8 GT/s PCIe Compared
5 GT/s and 8 GT/s PCIe Compared Bent Hessen-Schmidt SyntheSys Research, Inc. Copyright 2008, PCI-SIG, All Rights Reserved 1 Disclaimer The material included in this presentation reflects current thinking
More informationKeysight N7015A/16A Type-C Test Kit. User Guide
Keysight N7015A/16A Type-C Test Kit User Guide Notices Keysight Technologies 2015, 2016 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval
More informationKeysight N5990A-302 USB Link Training Suite
Keysight N5990A-302 USB Link Training Suite User Guide Notices Keysight Technologies, Inc. 2017 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval
More informationUSB Type-C TM, IEEE CSNV
USB Type-C TM, IEEE CSNV Ken Shoemaker 10 May, 2016 Credits, Trademarks, Disclaimers USB Type-C TM and USB-C TM are trademarks of the Universal Serial Bus Implementers Forum (USB-IF). DisplayPort TM is
More informationThe USB Type-C Connector: A Brave New World for the PC Industry. Howard Heck April 17, 2015
The USB Type-C Connector: A Brave New World for the PC Industry Howard Heck April 17, 2015 Introduction User Experience Vision Key Design Aspects Port Behaviors User Experience Driven Challenges Challenges
More informationProvides information for this release. Describes added functions for this release. Describes bug fixes in the released software version.
ANRITSU CORPORATION 5-1-1 Onna, Atsugi-shi, Kanagawa 243-8555 Japan Anritsu - GRL PCIe 4.0 BASE Rx Test Application Release Note First Edition This software is released for PCIe BASE Rx Test. Table of
More informationPCI Express 3.0 Testing Approaches for PHY and Protocol Layers
PCI Express 3.0 Testing Approaches for PHY and Protocol Layers Agenda Introduction to PCI Express 3.0 Trends and Challenges Physical Layer Testing Overview Transmitter Design & Validation Transmitter Compliance
More informationKeysight U7232E DisplayPort Electrical Performance Validation and Compliance Software
Keysight U7232E DisplayPort Electrical Performance Validation and Compliance Software For Infiniium Series Oscilloscopes Data Sheet 02 Keysight U7232E DisplayPort Electrical Performance Validation and
More informationLattice USB Type-C Solution Design Document
October 2016 Introduction Reference Design RD1210 This design document describes the implementation details of the following Lattice FPGA based USB Type-C solutions: CD/PD for Hosts/Devices Dual Role Port
More informationKeysight N4880A Reference Clock Multiplier
Keysight Reference Clock Multiplier Achieve Accurate and Simplified Receiver Test for PCI Express, SD UHS-II Host and MIPI M-PHY Devices Data Sheet Multiply reference clocks from 19.2 to 100 MHz to provide
More informationKeysight N7018A Type-C Test Controller. Data Sheet
Keysight N7018A Type-C Test Controller Data Sheet 02 Keysight N7018A Type-C Test Controller - Data Sheet Table of Contents Designed for Debug, Compliance and Full Design Validation...04 Debug Features...06
More informationUSB3.1 Type-C Transmitter and Receiver Solutions USBSSP-TX, USB-TX, USB-RMT, BSAUSB31, BSAUSB3, GRL-USB-PD
USB3.1 Type-C Transmitter and Receiver Solutions USBSSP-T, USB-T, USB-RMT, BSAUSB31, BSAUSB3, GRL-USB-PD Key features DPOJET Analysis plots displaying eye mask hits, bath tub curve, and SSC profile The
More informationKeysight Technologies How to Test USB Power Delivery (PD) Over Type-C
Keysight Technologies How to Test USB Power Delivery (PD) Over Type-C Keysight and Type-C: Create a faster path to done Application Note HARDWARE + SOFTWARE + PEOPLE = USB INSIGHTS 02 Keysight How to Test
More informationAgilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes
Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes Data Sheet Features of the EZJIT Plus software that optimize jitter analysis include: Easy-to-use jitter
More informationKeysight N5393D PCI Express 3.0 (Gen3) Software for Infiniium Oscilloscopes. Data Sheet
Keysight N5393D PCI Express 3.0 (Gen3) Software for Infiniium Oscilloscopes Data Sheet 02 Keysight N5393D PCI Express 3.0 (Gen3) Software for Infiniium Oscilloscopes - Data Sheet Table of Contents Features...
More informationKeysight Technologies U7232B/U7232C DisplayPort Electrical Performance Validation and Compliance Software
Keysight Technologies U7232B/U7232C DisplayPort Electrical Performance Validation and Compliance Software For Infiniium Series Oscilloscopes Data Sheet DisplayPort compliance software helps you do the
More informationEnabling MIPI Physical Layer Test
Enabling MIPI Physical Layer Test High Speed Test and Characterization High Speed Digital Test The Explosion of Functions within Mobile Devices Multiple RF functions GPS Bluetooth WCDMA GSM WLAN FM Multiple
More informationUSB 3.0 Receiver Compliance Testing. Application Note
USB 3.0 Receiver Compliance Testing Application Note Application Note Contents Abstract...3 Introduction...3 USB 3.0 Devices and Connectors...4 USB 3.0 Receiver Testing...5 Stressed Eye Calibration...6
More informationQPHY-USB3.1-TX-RX. Instruction Manual
QPHY-USB3.1-TX-RX USB3.1 Serial Data Compliance Software Instruction Manual Revision A November, 2017 Related to version: XStreamDSO 8.5.x.x. QualiPHY 8.5.x.x. 700 Chestnut Ridge Road Chestnut Ridge, NY,
More informationN5393C PCI Express 3.0 (Gen3) Software for Infiniium Oscilloscopes
N5393C PCI Express 3.0 (Gen3) Software for Infiniium Oscilloscopes Data Sheet Table of Contents Features...3 Benefits...4 Easy Test Definition...5 PCI Express 3.0...6 Configurability and Guided Connections....7
More informationRaj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY
Raj Kumar Nagpal, R&D Manager Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY Agenda Design motivation MIPI D-PHY evolution Summary of MIPI D-PHY specification MIPI channel evolution
More informationAdvanced Jitter Analysis with Real-Time Oscilloscopes
with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope
More informationKeysight Technologies PCI Express Design and Test from Electrical to Protocol. Thoroughly Simulate, Characterize and Validate PCI Express Designs
Keysight Technologies PCI Express Design and Test from Electrical to Protocol Thoroughly Simulate, Characterize and Validate PCI Express Designs 02 Keysight PCI Express Design and Test from Electrical
More informationTest Solutions for DisplayPort 1.2b Automated Conformance and Embedded DisplayPort Conformance SW
Test Solutions for DisplayPort 1.2b Automated Conformance and Embedded DisplayPort Conformance SW Adds DP++ Clock jitter and eye diagram tests as per DP1.2b CTS Adds DP-AUX Manchester Channel Eye Diagram
More informationAutomotive Ethernet BroadR-Reach
Automotive Ethernet BroadR-Reach Agilent PHY Compliance Solutions 1 Last update 2013/07/25 (YS) Agenda BroadR-Reach Overview Transmitter Testing Link Segment Testing 2 BroadR-Reach Applications 3 Connectivity
More informationAgilent Digital Measurement Forum
Agilent Digital Measurement Forum HMDI 1.3 Agilent Solution Overview Media Agilent HDMI Solution Solution Overview Solution Specifics Agilent Total Solutions Test Point Access Assemblies (TPAs) Source
More informationTA0357. Overview of USB Type-C and Power Delivery technologies. Technical article. Introduction
Technical article Overview of USB Type-C and Power Delivery technologies Introduction The USB Type-C and Power Delivery technologies have revolutionized cable connectivity with the ability to carry all
More informationUSB3.1 Type-C Transmitter and Receiver Solutions USBSSP-TX, USB-TX, BSAUSB31, BSXUSB31, GRL-USB-PD
USB3.1 Type-C Transmitter and Receiver Solutions USBSSP-T, USB-T, BSAUSB31, BSUSB31, GRL-USB-PD Key features DPOJET Analysis plots displaying eye mask hits, bath tub curve, and SSC profile The Tektronix
More informationDisplayPort 1.2 Automated Conformance Test Solutions
DisplayPort 1.2 Automated Conformance Test Solutions DP12, DP-AUX Datasheet Applications DisplayPort Debug, Characterization, and Compliance for: Silicon Validation Computer System Validation and Integration
More informationProvides information for this release. Describes added functions for this release. Describes precautions for using this software.
ANRITSU CORPORATION 5-1-1 Onna, Atsugi-shi, Kanagawa 243-8555 Japan Anritsu - GRL PCIe 3.0 BASE Rx Test Application Release Note Second Edition This software is released for PCIe BASE Rx Test. Table of
More informationKeysight N5990A-104 Test Automation Software Platform for Thunderbolt. User Guide
Keysight N5990A-104 Test Automation Software Platform for Thunderbolt User Guide Notices Keysight Technologies 2017 No part of this manual may be reproduced in any form or by any means (including electronic
More informationKeysight Technologies USB Design and Test A Better Way. Brochure
Keysight Technologies USB Design and Test A Better Way Brochure 02 Keysight USB Design and Test A Better Way - Brochure Testing for Interoperability The Universal Serial Bus (USB) was first introduced
More informationVirtex-6 FPGA GTX Transceiver Characterization Report
Virtex-6 FPGA GTX Transceiver Characterization Report PCI Express 2.0 (2.5 and 5.0 Gb/s) Electrical Standard Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation
More information新一代顯示介面之驗證與測試. Brian Chen 太克科技應用工程師
新一代顯示介面之驗證與測試 Brian Chen 太克科技應用工程師 Agenda HDMI Overview and updates MHL Overview and updates DP overview and updates Tektronix Solution overview Additional resources HDMI High Definition Multimedia Interface
More informationKeysight N5393F/G PCI Express 4.0 (Gen4) Software for Infiniium Oscilloscopes. Data Sheet
Keysight N5393F/G PCI Express 4.0 (Gen4) Software for Infiniium Oscilloscopes Data Sheet 02 Keysight N5393F/G PCI Express 4.0 (Gen4) Software for Infiniium Oscilloscopes - Data Sheet Table of Contents
More informationPCI Express Electrical Basics
PCI Express Electrical Basics Dean Gonzales Advanced Micro Devices Copyright 2015, PCI-SIG, All Rights Reserved 1 Topics PCI Express Overview Enhancements for 8GT/s Target Channels for the Specification
More informationAgilent Technologies U7243A USB 3.0 Superspeed Electrical Performance Validation and Compliance Software for the Infiniium Series Oscilloscopes
Agilent Technologies U7243A USB 3.0 Superspeed Electrical Performance Validation and Compliance Software for the Infiniium Series Oscilloscopes Data Sheet Table of Contents Features...3 Benefits... 4 Easy
More informationPCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing
PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing Methods of Implementation using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B De-Emphasis Processor, and Series 70000
More informationHow to Debug USB 3.1 Gen 1 & Gen 2 Electrical Compliance Failures APPLICATION NOTE
How to Debug USB 3.1 Gen 1 & Gen 2 Electrical Compliance Failures 1. Introduction: The USB Type-C connector provides a smaller, thinner and more robust alternative to existing USB 3.1 connectors such as
More informationHDMI Solution. U N Vasudev - Strategic Product Planner
HDMI Solution U N Vasudev - u.n.vasudev@tek.com Strategic Product Planner Agenda HDMI Overview and updates Additional resources HDMI High Definition Multimedia Interface HDMI 2.0 Testing Customer presentation
More informationProvides information for this release. Describes added functions for this release. Describes bug fixes in the released software version.
ANRITSU CORPORATION 5-1-1 Onna, Atsugi-shi, Kanagawa 243-8555 Japan Anritsu - GRL PCIe 3.0 CEM Rx Test Application Release Note First Edition This software is released for PCIe CEM Rx Test. Table of Contents
More informationAgilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes
Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C Software Version 03.34 Released Date: 19 May 2014 File Name: SetupInfPCIExpress0334.exe Improved algorithm
More informationValidating Next Generation HDMI and MHL Interfaces. U N Vasudev - Strategic Product Planner
Validating Next Generation HDMI and MHL Interfaces U N Vasudev - u.n.vasudev@tek.com Strategic Product Planner Agenda HDMI Overview and updates MHL Overview and updates Tektronix Solution overview Additional
More informationAgenda. Time Module Topics Covered. 9:30 11:00 Wireless Technologies that Enable the Connected Car
Agenda Time Module Topics Covered 9:30 11:00 Wireless Technologies that Enable the 11:00 12:00 V2X: Car-to-X Communication (802.11 and LTE-V) Cellular, Wifi, Automotive Radar, BlueTooth, GNSS, NFC, WPC/TPS/RKE
More informationKeysight M8070A System Software for M8000 Series of BER Test Solutions
Keysight M8070A System Software for M8000 Series of BER Test Solutions Release Notes The M8070A system software for the M8000 Series of BER Test Solutions is required to control M8041A, M8051A and M8061A.
More informationOptimal Management of System Clock Networks
Optimal Management of System Networks 2002 Introduction System Management Is More Challenging No Longer One Synchronous per System or Card Must Design Source-Synchronous or CDR Interfaces with Multiple
More informationUSB2.0 Type-C & Regular USB Device Electrical Compliance test procedure
P a g e 1 USB2.0 Type-C & Regular USB Device Electrical Compliance test procedure Version 0.85-27 July 2017 P a g e 2 Contents 1. Reference... 3 2. Background... 3 3. Required equipment and software...
More informationin Synchronous Ethernet Networks
Jitter and Wander Measurements in Synchronous Ethernet Networks Andreas Alpert ITSF November 2008 Agenda Introduction ti Synchronous Ethernet Ji d W d A Jitter and Wander Aspects Test Applications in SyncE
More informationQPHY-PCIE (Gen1 and Gen2) Operator s Manual
QPHY-PCIE (Gen1 and Gen2) Operator s Manual Revision B November, 2017 Relating to: XStreamDSO Version 8.5.x.x QualiPHY Version 8.5.x.x 700 Chestnut Ridge Road Chestnut Ridge, NY, 10977-6499 Tel: (845)
More informationASNT_MUX64 64Gbps 2:1 Multiplexer
ASNT_MUX64 64Gbps 2:1 Multiplexer 105ps data phase shift capability for both data inputs VCO s from 20GHz to 32.1GHz User selectable clock divide by 2 to 512 sync output for scope triggering 17ps Rise/Fall
More informationAgilent s DisplayPort Solutions
Agilent s DisplayPort Solutions Presentation Agenda Introduction to DisplayPort DisplayPort Technology Compliance Testing in DisplayPort Measurement Tasks in DisplayPort Agilent Engagement Solutions for
More informationR&S RTO-K81, R&S RTP-K81 PCIe Compliance Test Test Procedures
PCIe Compliance Test Test Procedures (=QFñ2) 1333229902 Test Procedures Version 03 This manual describes the PCIe compliance test procedures with the following options: R&S RTO-K81 (1326.0920.02) - PCIe
More informationUsing PEX 8648 SMA based (SI) Card
Using PEX 8648 SMA based (SI) Card White Paper Version 1.3 July 2010 Website: Technical Support: www.plxtech.com www.plxtech.com/support Copyright 2008 by PLX Technology, Inc. All Rights Reserved Version
More informationAutomated USB 3.0 Receiver and Transmitter Solutions
Automated USB 3.0 Receiver and Transmitter Solutions Quickly Test under Different Test Conditions with Independent Controls for De-embedding, Channel Embedding, and Equalization Channel Models and Equalization
More informationUSB Compliance Test Software for Infiniium Oscilloscopes
DATA SHEET USB Compliance Test Software for Infiniium Oscilloscopes N5416A and N5417A Easily Verify USB Electrical Parameters The N5416A USB compliance test software for Infiniium oscilloscopes gives you
More information10 THINGS TO KNOW ABOUT PCIe. ebook
10 THINGS TO KNOW ABOUT ebook Overview PCI Express () is a high performance, general purpose I/O interconnect used in a wide variety of computing and communications products. There is a high degree of
More informationQPHY-PCIE3 Operator s Manual
QPHY-PCIE3 Operator s Manual Revision B November, 2017 Relating to: XStreamDSO Version 8.5.x.x QualiPHY Version 8.5.x.x 700 Chestnut Ridge Road Chestnut Ridge, NY, 10977-6499 Tel: (845) 425-2000, Fax:
More information