Modeling of High Voltage Devices for ESD Event Simulation in SPICE
|
|
- Clementine Hines
- 6 years ago
- Views:
Transcription
1 The World Leader in High Performance Signal Processing Solutions Modeling of High Voltage Devices for ESD Event Simulation in SPICE Yuanzhong (Paul) Zhou, Javier A. Salcedo Jean-Jacques Hajjar Analog Devices Inc. Wilmington, MA, USA
2 Outline INTRODUCTION ESD & general ESD protection scheme Background of SPICE ESD simulation for HV devices HV LDMOS DEVICES AND ESD PROTECTION High voltage NLDMOS devices HV ESD protection clamp SNAPBACK MODELING Operation of LDMOS and HV clamp Snapback models for LDMOS and HV clamp MEASUREMENT AND SIMULATION CONCLUSION Y. Zhou, J. Salcedo, J.J. Hajjar 2
3 ESD: Electrostatic Discharge Introduction -- What is ESD? Sudden electrostatic charge transfer between two objects at different potentials Causes: Tribo-electric charging and electrical field induction In ICs: Occurs in human handling and testing Characteristics: Large currents and high voltages Short in duration (1~150 ns) from RTP Company, Winona, MN Y. Zhou, J. Salcedo, J.J. Hajjar 3
4 Why focus on ESD? ESD causes damages in ICs Catastrophic failures: contact spiking, junction burnout, gate oxide rupture, metal burnout Latent failures: degradation of gate oxide, partial opens in metals Costly failure mechanism Costs electronics industry >$84B in lost profits per year (4~8% of total annual revenue! )* Responsible to >30% customer returns (* M. Brandt & S. Halperin, Circuits Assembly Magazine, June 1, 2003) DRAIN CONTACT SPIKING DRAIN-CHANNEL JUNCTION DAMAGE DRAIN CHANNEL SOURCE Root-cause of customer returns Merrill et al., Proc. ESD/EOS Symposium, 1993 Y. Zhou, J. Salcedo, J.J. Hajjar 4
5 On-Chip ESD Protection Scheme VDD CORE CIRCUIT ESD E SD ESD ESD VDD CORE CIRCUIT IN ESD IN ESD E SD OUT OUT ESD ESD ESD VSS VSS Objective: protect IC from ESD damages 1. Shunt current discharges away from the CORE CIRCUIT 2. Clamps I/O & Power pad voltage to a safe level Interaction of ESD protection and core circuitry Ideally, ESD structures are transparent to internal circuitry In reality, the protection and core circuitries impact each other s performance Y. Zhou, J. Salcedo, J.J. Hajjar 5
6 Motivation of SPICE ESD simulation for HV Devices BCDMOS technology is key in mixed-signal applications for multiple sectors Co-design is required for robust ESD protection design and circuit optimization in high voltage mixed-signal applications Circuit-level simulation provides useful insight in the interaction between ESD protection and core circuitry Simulation can reduce design iteration and cost that typically occur in trial-and-error approaches Y. Zhou, J. Salcedo, J.J. Hajjar 6
7 SPICE ESD Simulation for HV Devices Co-Design Conditions HV Device Between Two I/O Pads HV Device HV Protection Clamp Co-design Control Circuit VH R IO VH I/O_1 I/O_2 Control Circuit VG HV Clamp R B n-p-n Body VL n-p-n Y. Zhou, J. Salcedo, J.J. Hajjar 7
8 Background of SPICE Modeling for HV ESD Devices A key requirement for ESD simulation is the availability of compact models accurate for ESD operation ESD modeling for HV devices is very challenging Devices operate in extreme bias conditions Structure complexity of LDMOS and HV clamps There are very few reported modeling efforts which are either not self-consistent or have limited availability SPICE simulation using macromodel approach has been demonstrated successful in low voltage technologies Similar modeling approach for HV LDMOS devices and HV clamps will be presented in this paper Y. Zhou, J. Salcedo, J.J. Hajjar 8
9 LDMOS DEVICES AND ESD PROTECTION -- High Voltage NLDMOS devices Non-uniform channel doping Lightly doped N-Well/Deep N-Well drift region D N+ G S BG S N+ P+ N+ G D N+ P-Field N-Well P-Well N-Well Deep N-Well P-Substrate Y. Zhou, J. Salcedo, J.J. Hajjar 9
10 Operation of LDMOS High voltage LDMOS devices can snapback under ESD stress condition due to turn-on of parasitic BJT There is a significant current increase before the device snapbacks to a lower voltage Y. Zhou, J. Salcedo, J.J. Hajjar 10
11 Operation of LDMOS (cont.) The BJT does not turn-on until the applied voltage is significantly higher than the breakdown voltage of the Drain/Bulk junction The breakdown starts in the depletion zone of the N-Well to P-Well junction The device snapbacks when the depletion region expands reaching the highly doped N+ Drain region Vt1 is significantly higher than regular MOS devices (20~120V vs. 5~10V) The snapback trigger voltage (Vt1) is less dependent to the rise time of stress pulses (such as TLP pulses) Highly sensitive to ESD-induced damage Y. Zhou, J. Salcedo, J.J. Hajjar 11
12 Key Components and Effects in LDMOS Snapback Key components: main LDMOS, parasitic BJT, backgate resistance, P-well/N-well diode Key effects: avalanche current at Drain/Back-gate (Collector/Base) junction, voltage drop across the back-gate resistance, P-well/N-well diode breakdown Y. Zhou, J. Salcedo, J.J. Hajjar 12
13 Macro Model for LDMOS Snapback The main LDMOS MOS modeled by MOS20 A NPN modeled with Mextram is for the parasitic BJT A resistor Rbg for the backgate resistance A diode for the P-well/N-well junction Intrinsically includes all major effects in snapback S Isub Id' Mextram Isub_total Ids B i Ib R bg MOS20 Ic Id=Id'+Ic D1 D B WCM 2011, June 13-16, Boston Y. Zhou, J. Salcedo, J.J. Hajjar 13
14 LDMOS DEVICES AND ESD PROTECTION -- ESD protection clamp A thyristor-type (SCR) device with bi-directinal path for ESD discharge current The device can be decoupled into two separate bipolar transistors, a PNP and a NPN WCM 2011, June 13-16, Boston Y. Zhou, J. Salcedo, J.J. Hajjar 14
15 Operation of HV Clamp The clamp works in snapback mode as a result of the positive feedback triggered by the avalanche current in the PNP and NPN In snapback, one BJT activates first and then subsequently the second one turns on The Vt1 is more determined by the first BJT while the second one has bigger impact on Vh The weaker the second BJT is, the higher the Vh Used as protection for LDMOS at I/O or as power clamp High Vt1 and sometimes high Vh are required for HV clamping WCM 2011, June 13-16, Boston Y. Zhou, J. Salcedo, J.J. Hajjar 15
16 Macro Model for Thyristor-like Clamp The model includes the NPN, PNP, avalanche effect, and resistive voltage drop Vbe in the both BJT s The clamp is modeled by incorporating an advanced BJT (NPN) model with two resistors Rpw =1MΩ for floating Pwell The NPN model includes both the avalanche and junction capacitance and has a parasitic PNP that is used for the Qpnp Anode Rnw Dnwsub Qnpn Substrate Cathode Qpnp Rpw Y. Zhou, J. Salcedo, J.J. Hajjar 16
17 Transmission Line Pulse (TLP) Measurement Setup Introduction Experimental data were measured with TLP technique Apply a sequence of rectangular pulses to two terminals of a DUT Use stabilized I-V curves as measurement results I I TLP (Vt2, It2)... time Transmission Line; Z 0 = 50 Current Probe Z T2 Z ATT V TLP Vt1 t rise V TLP + - High voltage supply Z T1 Termination DUT V DUT (t) I DUT (t) I TLP Y. Zhou, J. Salcedo, J.J. Hajjar 17
18 Simulation Setup for Snapback Effect Snapback effect was simulated with transient simulation Voltage Pulse Sequence (100ns) were used as the Input The stabilized V D and I D were measured as the simulation results (~80ns). Schematic of Snapback Simulation Y. Zhou, J. Salcedo, J.J. Hajjar 18
19 Simulation Results vs. TLP Measurement -- NLDMOS device (W=5000um, t rise =10ns) Y. Zhou, J. Salcedo, J.J. Hajjar 19
20 Simulation Results vs. TLP Measurement -- NLDMOS device (W=200um) for different rise times Y. Zhou, J. Salcedo, J.J. Hajjar 20
21 Simulation Results vs. TLP Measurement -- NLDMOS device (W=200um) with longer drift region Y. Zhou, J. Salcedo, J.J. Hajjar 21
22 Simulation Results vs. TLP Measurement -- a low holding voltage clamp in the 0.35um process (t rise =10ns) Y. Zhou, J. Salcedo, J.J. Hajjar 22
23 Simulation Results vs. TLP Measurement -- a high holding voltage clamp in the 0.18um process Y. Zhou, J. Salcedo, J.J. Hajjar 23
24 Conclusion Modeling ESD behavior of high voltage LDMOS and thyristor-like clamp devices using a macro model approach has been presented. The models consisted of standard passive and active components without having to use a complex external dependent current source. The simplicity of this modeling approach facilitates easy implementation of the methodology. The simulation results have shown good agreement with measured TLP data as performed on 0.18-um and 0.35-um BCDMOS process technologies. Y. Zhou, J. Salcedo, J.J. Hajjar 24
25 Acknowledgement Slavica Malobabic: For contributions on devices characterization, TCAD simulation and insightful discussion on the results presented in this paper. Srivatsan Parthasarathy: For valuable inputs on the development of this work. Y. Zhou, J. Salcedo, J.J. Hajjar 25
Power IC 용 ESD 보호기술. 구용서 ( Yong-Seo Koo ) Electronic Engineering Dankook University, Korea
Power IC 용 ESD 보호기술 구용서 ( Yong-Seo Koo ) Electronic Engineering Dankook University, Korea yskoo@dankook.ac.kr 031-8005-3625 Outline Introduction Basic Concept of ESD Protection Circuit ESD Technology Issue
More informationChapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process
Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process 2.1 Introduction Standard CMOS technologies have been increasingly used in RF IC applications mainly
More informationOn-Chip Electro-Static Discharge (ESD) Protection For Radio-Frequency Integrated Circuits
On-Chip Electro-Static Discharge (ESD) Protection For Radio-Frequency Integrated Circuits Qiang Cui Juin J. Liou Jean-Jacques Hajjar Javier Salcedo Yuanzhong Zhou Srivatsan Parthasarathy On-Chip Electro-Static
More informationESD 충북대학교 전자정보대학 김영석
ESD 충북대학교 2011.9 1 ElectroStatic Charge Generation When 2 Surfaces in Contact then Separate Some Atom Electrons Move Causing Imbalance One Surface Has Positive Charge & One Surface Has Negative Charge
More informationTABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2
TABLE OF CONTENTS 1.0 PURPOSE... 1 2.0 INTRODUCTION... 1 3.0 ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2 3.1 PRODUCT DEFINITION PHASE... 3 3.2 CHIP ARCHITECTURE PHASE... 4 3.3 MODULE AND FULL IC DESIGN PHASE...
More informationNovel silicon-controlled rectifier (SCR) for digital and high-voltage ESD power supply clamp
. BRIEF REPORT. SCIENCE CHINA Information Sciences February 2014, Vol. 57 029401:1 029401:6 doi: 10.1007/s11432-013-5016-1 Novel silicon-controlled rectifier (SCR) for digital and high-voltage ESD power
More informationESD Protection Circuits: Basics to nano-metric ASICs
ESD Protection Circuits: Basics to nano-metric ASICs Manoj Sachdev University of Waterloo msachdev@ece.uwaterloo.ca September 2007 1 Outline Group Introduction ESD Basics Basic ESD Protection Circuits
More informationESD Protection Design With Low-Capacitance Consideration for High-Speed/High- Frequency I/O Interfaces in Integrated Circuits
Recent Patents on Engineering 2007, 1, 000-000 1 ESD Protection Design With Low-Capacitance Consideration for High-Speed/High- Frequency I/O Interfaces in Integrated Circuits Ming-Dou Ker* and Yuan-Wen
More informationImpact of Voltage Overshoots on ESD Protection Effectiveness for High Voltage Applications
1 technische universität dortmund International ESD Workshop: 2010 Impact of Voltage Overshoots on ESD Protection Effectiveness for High Voltage Applications Yiqun Cao 1,2, Ulrich Glaser 1, Alevtina Podgaynaya
More informationESD Protection Design for Mixed-Voltage I/O Interfaces -- Overview
ESD Protection Design for Mixed-Voltage Interfaces -- Overview Ming-Dou Ker and Kun-Hsien Lin Abstract Electrostatic discharge (ESD) protection design for mixed-voltage interfaces has been one of the key
More informationESD Protection Device Simulation and Design
ESD Protection Device Simulation and Design Introduction Electrostatic Discharge (ESD) is one of the major reliability issues in Integrated Circuits today ESD is a high current (1A) short duration (1ns
More informationConference paper ESD Protection Solutions for High Voltage Technologies
Conference paper ESD Protection Solutions for High Voltage Technologies EOS/ESD symposium 4 There is a trend to revive mature technologies while including high voltage options. ESD protection in those
More informationESD Protection Design on T/R Switch with Embedded SCR in CMOS Process
ESD Protection Design on T/R Switch with Embedded SCR in CMOS Process Tao-Yi Hung and Ming-Dou Ker Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan Abstract- ESD protection design
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics F2 Active power devices»mos»bjt» IGBT, TRIAC» Safe Operating Area» Thermal analysis AY 2015-16 26/04/2016-1
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics F2 Active power devices»mos»bjt» IGBT, TRIAC» Safe Operating Area» Thermal analysis 23/05/2014-1 ATLCE - F2-2014 DDC 2014 DDC
More informationELECTROSTATIC discharge (ESD) is a transient process
320 IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 18, NO. 2, MAY 2005 SCR Device Fabricated With Dummy-Gate Structure to Improve Turn-On Speed for Effective ESD Protection in CMOS Technology Ming-Dou
More informationInvestigation of the Gate-Driven Effect and Substrate-Triggered Effect on ESD Robustness of CMOS Devices
190 IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 1, NO. 4, DECEMBER 2002 Investigation of the Gate-Driven Effect and Substrate-Triggered Effect on ESD Robustness of CMOS Devices Tung-Yang
More information(12) Patent Application Publication (10) Pub. No.: US 2012/ A1
US 20120162831A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2012/0162831 A1 Wang et al. (43) Pub. Date: Jun. 28, 2012 (54) ESD PROTECTION CIRCUIT FOR (22) Filed: Dec. 26,
More informationESD Protection Scheme for I/O Interface of CMOS IC Operating in the Power-Down Mode on System Board
ESD Protection Scheme for I/O Interface of CMOS IC Operating in the Power-Down Mode on System Board Kun-Hsien Lin and Ming-Dou Ker Nanoelectronics and Gigascale Systems Laboratory Institute of Electronics,
More informationDesign, Characterization And Compact Modeling Of Novel Silicon Controlled Rectifier (scr)-based Devices For Electrostatic Discha
University of Central Florida Electronic Theses and Dissertations Doctoral Dissertation (Open Access) Design, Characterization And Compact Modeling Of Novel Silicon Controlled Rectifier (scr)-based Devices
More informationESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process
ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process Chun-Yu Lin 1, Li-Wei Chu 1, Ming-Dou Ker 1, Ming-Hsiang Song 2, Chewn-Pu Jou 2, Tse-Hua Lu 2, Jen-Chou Tseng
More informationLatch-Up. Parasitic Bipolar Transistors
Latch-Up LATCH-UP CIRCUIT Latch-up is caused by an SCR (Silicon Controlled Rectifier) circuit. Fabrication of CMOS integrated circuits with bulk silicon processing creates a parasitic SCR structure. The
More informationDesign Of Silicon Controlled Rectifers Sic] For Robust Electrostatic Discharge Protection Applications
University of Central Florida Electronic Theses and Dissertations Doctoral Dissertation (Open Access) Design Of Silicon Controlled Rectifers Sic] For Robust Electrostatic Discharge Protection Applications
More informationProtecting Mixed- Signal Technologies Against Electrostatic Discharges: Challenges and Protection Strategies from Component to System
Protecting Mixed- Signal Technologies Against Electrostatic Discharges: Challenges and Protection Strategies from Component to System Marise Bafleur, Fabrice Caignet, Nicolas Nolhier, Patrice Besse, Jean-
More informationDesign on Latchup-Free Power-Rail ESD Clamp Circuit in High-Voltage CMOS ICs
Design on Latchup-Free Power-Rail ESD Clamp Circuit in High-Voltage CMOS ICs Kun-Hsien Lin and Ming-Dou Ker Nanoelectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao-Tung
More informationESD Protection Device and Circuit Design for Advanced CMOS Technologies
ESD Protection Device and Circuit Design for Advanced CMOS Technologies Oleg Semenov Hossein Sarbishaei Manoj Sachdev ESD Protection Device and Circuit Design for Advanced CMOS Technologies Authors: Oleg
More informationUnited States Patent 19 Ker
United States Patent 19 Ker US005744842A 11 Patent Number: 45 Date of Patent: 5,744,842 Apr. 28, 1998 54 AREA-EFFICIENT WDD-TO-VSS ESD PROTECTION CIRCUIT 75 Inventor: Ming-Dou Ker, Hsinchu, Taiwan 73 Assignee:
More informationSCR Device With Double-Triggered Technique for On-Chip ESD Protection in Sub-Quarter-Micron Silicided CMOS Processes
58 IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 3, NO. 3, SEPTEMBER 2003 SCR Device With Double-Triggered Technique for On-Chip ESD Protection in Sub-Quarter-Micron Silicided CMOS Processes
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics F4 - Actuator driving» Driving BJT switches» Driving MOS-FET» SOA and protection» Smart switches 30/05/2014-1 ATLCE - F4-2011
More informationInfluence of layout parameters on snapback characteristic for a gate-grounded NMOS device in 0.13-µm silicide CMOS technology
Vol. 30, No. 8 Journal of Semiconductors August 2009 Influence of layout parameters on snapback characteristic for a gate-grounded NMOS device in 0.13-µm silicide CMOS technology Jiang Yuxi(ñŒD), Li Jiao(o),
More informationSingle Channel Protector in a SOT-23 Package and a MSOP Package ADG465
Data Sheet Single Channel Protector in a SOT-23 Package and a MSOP Package FEATURES Fault and overvoltage protection up to ±40 V Signal paths open circuit with power off Signal path resistance of RON with
More informationElectrostatic Discharge Implantation to Improve Machine-Model ESD Robustness of Stacked NMOS in Mixed-Voltage I/O Interface Circuits
Electrostatic Discharge Implantation to Improve Machine-Model ESD Robustness of Stacked NMOS in Mixed-Voltage I/O Interface Circuits Ming-Dou Ker, Hsin-Chyh Hsu, and Jeng-Jie Peng * Nanoelectronics and
More informationElectromagnetic Compatibility ( EMC )
Electromagnetic Compatibility ( EMC ) ESD Strategies in IC and System Design 8-1 Agenda ESD Design in IC Level ( ) Design Guide Lines CMOS Design Process Level Method Circuit Level Method Whole Chip Design
More informationInvestigation on seal-ring rules for IC product reliability in m CMOS technology
Microelectronics Reliability 45 (2005) 1311 1316 www.elsevier.com/locate/microrel Investigation on seal-ring rules for IC product reliability in 0.25- m CMOS technology Shih-Hung Chen a * and Ming-Dou
More informationPAPER MOS-Bounded Diodes for On-Chip ESD Protection in Deep Submicron CMOS Process
IEICE TRANS. ELECTRON., VOL.E88 C, NO.3 MARCH 2005 429 PAPER MOS-Bounded Diodes for On-Chip ESD Protection in Deep Submicron CMOS Process Ming-Dou KER a), Kun-Hsien LIN, and Che-Hao CHUANG, Nonmembers
More informationLow-Capacitance, 2/3/4/6-Channel, ±15kV ESD Protection Arrays for High-Speed Data Interfaces
9-739; Rev 5; 6/ General Description The are low-capacitance ±5kV ESD-protection diode arrays designed to protect sensitive electronics attached to communication lines. Each channel consists of a pair
More informationConference paper Latch-up immune ESD Protection Clamp for High Voltage optimized on TSMC BCD technology
Conference paper Latch-up immune ESD Protection Clamp for High Voltage optimized on TSMC BCD technology TSMC Open Innovation Platform 2011 Applications like motor control, power management and conversion,
More informationComprehensive Layout-based ESD Check Methodology with Fast Full-chip Static and Macro-level Dynamic Solutions
Comprehensive Layout-based ESD Check Methodology with Fast Full-chip Static and Macro-level Dynamic Solutions Norman Chang, Ting-Sheng Ku, Jai Pollayil 26 th International Conference on VLSI January 2013
More informationELECTROSTATIC discharge (ESD) is a transient process
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 5, NO. 3, SEPTEMBER 2005 543 Native-NMOS-Triggered SCR With Faster Turn-On Speed for Effective ESD Protection in a 0.13-µm CMOS Process Ming-Dou
More informationTackling the challenges of System level ESD: from efficient ICs ESD protection to system level predictive modeling
Author manuscript, published in "Taiwan ESD and Reliability Conference, Hsinchu : Taïwan (2013)" Tackling the challenges of System level ESD: from efficient ICs ESD protection to system level predictive
More informationHIGH-VOLTAGE (HV) transistors in smart-power technology
438 IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 7, NO. 3, SEPTEMBER 2007 On-Chip ESD Protection Design for Automotive Vacuum-Fluorescent-Display (VFD) Driver IC to Sustain High ESD Stress
More informationI/O and ESD Device Optimization for Nanometer Node CMOS Technologies. IRCC IIT-Bombay industry impact award 2008
I/O and ESD Device Optimization for Nanometer Node CMOS Technologies IRCC IIT-Bombay industry impact award 2008 Team members Mayank Shrivastava (Ph.D. from IIT-Bombay, Graduated in 2010) Faculty Members
More informationIN DEEP submicrometer CMOS technology, electrostatic
102 IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 6, NO. 1, MARCH 2006 ESD Failure Mechanisms of Analog I/O Cells in 0.18-µm CMOS Technology Ming-Dou Ker, Senior Member, IEEE, Shih-Hung Chen,
More information11 Patent Number: 5,519,242 Avery 45) Date of Patent: May 21, 1996
United States Patent (19) I I USOO5519242A 11 Patent Number: 5,519,242 Avery 45) Date of Patent: May 21, 1996 54 ELECTROSTATIC DISCHARGE 5,357,126 10/1994 Jimenez... 257/173 PROTECTION CIRCUIT FOR A NMOS
More informationLatchup Test-Induced Failure within ESD Protection Diodes in a High-Voltage CMOS IC Product
Latchup Test-Induced Failure within ESD Protection Diodes in a High-Voltage CMOS IC Product I-Cheng Lin (1), Chuan-Jane Chao (1), Ming-Dou Ker (2), Jen-Chou Tseng (1), Chung-Ti Hsu (1), Len-Yi Leu (1),
More informationWITH the decrease of the power supply voltage for
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 9, NO. 1, MARCH 2009 49 Design of High-Voltage-Tolerant ESD Protection Circuit in Low-Voltage CMOS Processes Ming-Dou Ker, Fellow, IEEE, and
More informationWITH THE continuously scaled-down CMOS technology,
2626 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 59, NO. 10, OCTOBER 2012 Power-Rail ESD Clamp Circuit With Ultralow Standby Leakage Current and High Area Efficiency in Nanometer CMOS Technology Chih-Ting
More informationTransient Latch-up in Large NFET Switch Arrays. Nathaniel Peachey, RFMD, Inc. Rick Phelps, IBM, Inc.
Transient Latch-up in Large NFET Switch Arrays Nathaniel Peachey, RFMD, Inc. Rick Phelps, IBM, Inc. Biography Nathaniel (Nate) Peachey received his Ph.D. in Physical Chemistry in 1994 from the University
More informationWITH the thriving applications on automotive electronics,
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 57, NO. 5, MAY 2010 1039 Circuit and Layout Co-Design for ESD Protection in Bipolar-CMOS-DMOS (BCD) High-Voltage Process Wen-Yi Chen, Student
More informationSP1050 Series for Power-over-Ethernet PSE Protection
SP1050 Series for Power-over-Ethernet PSE Protection RoHS Pb GREEN Description The SP1050-04BTG provides over-voltage protection for Power-over-Ethernet PSE equipment in a space saving SOIC-8 package.
More informationIN ADVANCED nanoscale CMOS technology, the electrostatic
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 3, JUNE 2013 1011 High Area-Efficient ESD Clamp Circuit With Equivalent RC-Based Detection Mechanism in a 65-nm CMOS Process Chih-Ting Yeh, Student Member,
More informationHigh robustness PNP-based structure for the ESD protection of high voltage I/Os in an advanced smart power technology
High robustness PNP-based structure for the ESD protection of high voltage I/Os in an advanced smart power technology Philippe Renaud, Amaury Gendron, Marise Bafleur, Nicolas Nolhier To cite this version:
More informationIEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 8, AUGUST Ming-Dou Ker, Senior Member, IEEE, and Kun-Hsien Lin, Member, IEEE,
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 8, AUGUST 2005 1751 The Impact of Low-Holding-Voltage Issue in High-Voltage CMOS Technology and the Design of Latchup-Free Power-Rail ESD Clamp Circuit
More informationWITH the process evolutions, gate oxide thickness has
44 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 52, NO. 1, JANUARY 2005 ESD Protection Design for Mixed-Voltage I/O Buffer With Substrate-Triggered Circuit Ming-Dou Ker, Senior Member,
More informationMicroelectronics Reliability
Microelectronics Reliability 53 (2013) 208 214 Contents lists available at SciVerse ScienceDirect Microelectronics Reliability journal homepage: www.elsevier.com/locate/microrel PMOS-based power-rail ESD
More informationWITH the migration toward shallower junctions, much
328 IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 18, NO. 2, MAY 2005 ESD Implantations for On-Chip ESD Protection With Layout Consideration in 0.18-m Salicided CMOS Technology Ming-Dou Ker, Senior
More informationMethodology on Extracting Compact Layout Rules for Latchup Prevention in Deep-Submicron Bulk CMOS Technology
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 16, NO. 2, MAY 2003 319 Methodology on Extracting Compact Layout Rules for Latchup Prevention in Deep-Submicron Bulk CMOS Technology Ming-Dou Ker,
More informationImproved Circuit Reliability/Robustness. Carey Robertson Product Marketing Director Mentor Graphics Corporation
Improved Circuit Reliability/Robustness Carey Robertson Product Marketing Director Mentor Graphics Corporation Reliability Requirements are Growing in all Market Segments Transportation Mobile / Wireless
More informationAZC002-04S Low Capacitance ESD Protection Array For High Speed Data Interfaces Features IEC (ESD) ±15kV (air), ±8kV (contact)
Features ESD Protect for 4 high-speed I/O channels Provide ESD protection for each channel to IEC 000-4- (ESD) ±kv (air), ±8kV (contact) IEC 000-4-4 (EFT) (/0ns) Level-3, 0A for I/O, 40A for Power IEC
More informationFoundry ESD Tool-set; from ESD Qualification Vehicle to ESD PDK and ESD Checkers
Foundry ESD Tool-set; from ESD Qualification Vehicle to ESD PDK and ESD Checkers Efraim Aharoni, Roda Kanawati, Israel Rotstein, Avi Parvin, Hafez Khmaisy, Nissim Cohen TowerJazz May 6, 6, 2015 1 Outline
More informationAS ultra-large-scale-integrated (ULSI) circuits are being
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 8, NO. 3, SEPTEMBER 2008 549 Active ESD Protection Design for Interface Circuits Between Separated Power Domains Against Cross-Power-Domain ESD
More informationTackling the challenges of System level ESD: from efficient ICs ESD protection to system level predictive modeling
Tackling the challenges of System level ESD: from efficient ICs ESD protection to system level predictive modeling Marise Bafleur, Fabrice Caignet, Nicolas Nolhier, David Trémouilles To cite this version:
More informationESD AND OVERVOLTAGE PROTECTION ISSUES IN MODERN IC TECHNOLOGY. Master of Science. VLSI and Embedded Systems
ESD AND OVERVOLTAGE PROTECTION ISSUES IN MODERN IC TECHNOLOGY A Thesis submitted in partial fulfillment for the award of degree of Master of Science in VLSI and Embedded Systems Submitted by, Akshaykumar
More informationESD Protection Fundamentals
ESD Protection Fundamentals What is Electrostatic Discharge (ESD)? An ESD event is the transfer of energy between two bodies at different electrostatic potentials, either through contact or via an ionized
More informationIEC (EFT) 40A
Features ESD Protect for high-speed I/O channels Provide ESD protection for each channel to IEC 61000-4- (ESD) ±1kV (air), ±8kV (contact) IEC 61000-4-4 (EFT) 40A (/0ns) IEC 61000-4- (Lightning) 1A (8/0µs)
More informationOn-chip ESD protection for Internet of Things ON-CHIP PROTECTION
ON-CHIP PROTECTION for electrostatic discharge (ESD) and electrical overstress (EOS) On-chip ESD protection for Internet of Things Cisco predicts that more than 50 Billion devices will be connected to
More informationPESDR0554S2. 4-Line Low Capacitance TVS Diode Array. Mechanical Characteristics. Description. Applications. Features. Ordering Information
4-Line Low Capacitance TVS Diode Array Description The is a low capacitance TVS array, utilizing leading monolithic silicon technology to provide fast response time and low ESD clamping voltage, making
More informationRClamp TM 0504M RailClamp Low Capacitance TVS Diode Array PRELIMINARY Features
Description RailClamps are surge rated diode arrays designed to protect high speed data interfaces. The RClamp series has been specifically designed to protect sensitive components which are connected
More informationFundamentals of Thyristor Overvoltage Circuit Protection
Fundamentals of Thyristor Overvoltage Circuit Protection Thyristor Surge Protection Technology The Problem of Overvoltages Electronic components have been designed to function properly when used within
More informationCHARGED DEVICE MODEL ELECTROSTATIC DISCHARGE FAILURES IN SYSTEM ON A CHIP AND SYSTEM IN A PACKAGE DESIGNS NICHOLAS ALLEN OLSON DISSERTATION
CHARGED DEVICE MODEL ELECTROSTATIC DISCHARGE FAILURES IN SYSTEM ON A CHIP AND SYSTEM IN A PACKAGE DESIGNS BY NICHOLAS ALLEN OLSON DISSERTATION Submitted in partial fulfillment of the requirements for the
More informationRAJIV GANDHI COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE QUESTION BANK- EDC SEMESTER - III UNIT I : SEMICONDUCTOR DIODS PART A
RAJIV GANDHI COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE QUESTION BANK- EDC SEMESTER - III UNIT I : SEMICONDUCTOR DIODS 1. Define Electronics. 2. What is meant by forbidden energy gap. 3. Classify
More informationDesign of local ESD clamp for cross-power-domain interface circuits
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Design of local ESD clamp for cross-power-domain
More informationAZC099-04S 4 IEC (ESD)
Features ESD Protect for 4 high-speed I/O channels Provide ESD protection for each channel to IEC 000-4- (ESD) ±kv (air), ±8kV (contact) IEC 000-4-4 (EFT) (/0ns) Level-3, 0A for I/O, 40A for Power IEC
More informationAZC002-02N Low Capacitance ESD Protection Array For High Speed Data Interfaces Features IEC (ESD) ±15kV (air), ±8kV (contact)
Features ESD Protect for 2 high-speed I/O channels Provide ESD protection for each channel to IEC 61000-4-2 (ESD) ±15kV (air), ±8kV (contact) IEC 61000-4-4 (EFT) (5/50ns) Level-3, 20A for I/O, 40A for
More informationNew Layout Scheme to Improve ESD Robustness of I/O Buffers in Fully-Silicided CMOS Process
New Layout Scheme to Improve ESD Robustness of I/O Buffers in Fully-Silicided CMOS Process Ming-Dou Ker (1, 2), Wen-Yi Chen (1), Wuu-Trong Shieh (3), and I-Ju Wei (3) (1) Institute of Electronics, National
More informationADVANCED ESD PROTECTION
ADVANCED ESD PROTECTION June 8, 21 Prof. Albert Wang Dept. of Electrical Engineering University of California 417 EBU2, Riverside, CA 92521 Email: aw@ee.ucr.edu Tel: (951) 827-2555 http://www.ee.ucr.edu/~aw
More informationTexas Instruments Solution for Undershoot Protection for Bus Switches
Application Report SCDA007 - APRIL 2000 Texas Instruments Solution for Undershoot Protection for Bus Switches Nadira Sultana and Chris Graves Standard Linear & Logic ABSTRACT Three solutions for undershoot
More informationCitrusCom CS Applications. Features. Mechanical Characteristics. Description. Circuit Diagram. Pin Configuration
Features Transient protection for high-speed data lines IEC 61000-4-2 (ESD) ±30kV (Air) ±30kV (Contact) IEC 61000-4-4 (EFT) 40A (5/50 ns) IEC 61000-4-5 (Surge) 10A (8/20μs) Package optimized for high-speed
More information1, 2, 4 and 8-Channel Very Low Capacitance ESD Protectors
1, 2, 4 and 8-Channel Very Low Capacitance ESD Protectors CM1210 Features 1,2,4 and 8 channels of ESD protection Very low loading capacitance (1.0pF typical) ±6 kv ESD protection per channel (IEC 61000-4-2
More informationTVS Diode Arrays (SPA Diodes) SP1005 Series 30pF 30kV Bidirectional Discrete TVS. General Purpose ESD Protection - SP1005 Series Flipchip SOD882
SP1005 Series 30pF 30kV Bidirectional Discrete TVS RoHS Pb GREEN Description The SP1005 includes back-to-back Zener diodes fabricated in a proprietary silicon avalanche technology to provide protection
More informationConference paper ESD Design Challenges in nano-cmos SoC Design
Conference paper ESD Design Challenges in nano-cmos SoC Design SoC conference 2008 The Silicon Controlled Rectifier ( SCR ) is widely used for ESD protection due to its superior performance and clamping
More informationINPAQ Global RF/Component Solutions
TVL SC7 4 AC Specification Product Name Series Part No Package Size Transient Voltage Suppressor TVS Series TVL SC7 4 AC SC7-6L TVL SC7 4 AC Engineering Specification 1. Scope TVL SC7 4 AC s are TVS arrays
More informationTVS Voltage Characteristics for an Electrostatic Discharge Pulse
Application Note: 005 April 30, 1998 TVS Characteristics for an Electrostatic Discharge Pulse The most significant transient threat to IC components connected directly to I/O ports is Electrostatic discharge
More informationRClamp0504FA RailClamp Low Capacitance TVS Array
- RailClamp Description RailClamp low capacitance TVS array designed to protect high speed data interfaces. This series has been specifically designed to protect sensitive components which are connected
More informationAQ1003 Series - 30pF 30kV Unidirectional Discrete TVS
General Purpose ESD Protection - SP003 AQ003 Series AQ003 Series - 30pF 30kV Unidirectional Discrete TVS RoHS Pb GREEN Description This diode is fabricated in a proprietary silicon avalanche technology
More informationTHE trend of IC technology is toward smaller device dimension
24 IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 4, NO. 1, MARCH 2004 Abnormal ESD Failure Mechanism in High-Pin-Count BGA Packaged ICs Due to Stressing Nonconnected Balls Wen-Yu Lo and Ming-Dou
More informationAdditional Slides for Lecture 17. EE 271 Lecture 17
Additional Slides for Lecture 17 Advantages/Disadvantages of Wire Bonding Pros Cost: cheapest packages use wire bonding Allows ready access to front side of die for probing Cons Relatively high inductance
More informationAOZ8900. Ultra-Low Capacitance TVS Diode Array PRELIMINARY. Features. General Description. Applications. Typical Application
Ultra-Low Capacitance TS Diode Array General Description The is a transient voltage suppressor array designed to protect high speed data lines from Electro Static Discharge (ESD) and lightning. This device
More informationTVS Diode Arrays (SPA Diodes)
SP1005 Series 30pF 30kV Bidirectional Discrete TVS RoHS Pb GREEN Description The SP1005 includes back-to-back Zener diodes fabricated in a proprietary silicon avalanche technology to provide protection
More information4. Hot Socketing and Power-On Reset in MAX V Devices
December 2010 MV51004-1.0 4. Hot Socketing and Power-On Reset in MAX V Devices MV51004-1.0 This chapter provides information about hot-socketing specifications, power-on reset (POR) requirements, and their
More informationSP pF 30kV Bidirectional Discrete TVS
SP1326 15pF 30kV Bidirectional Discrete TVS RoHS Pb GREEN Description The SP1326 back-to-back diodes are fabricated in a proprietary silicon avalanche technology. These diodes provide a high ESD (electrostatic
More informationAQ1026 Series 15pF 30kV Bidirectional Discrete TVS
General Purpose ESD Protection - AQ126 SP126 Series AQ126 Series 15pF 3kV Bidirectional Discrete TVS RoHS Pb GREEN Description Avalanche breakdown diodes fabricated in a proprietary silicon avalanche technology
More informationRClamp2504P & RClamp3304P RailClamp 2.5V & 3.3V TVS Arrays
- RailClamp Description RailClamp is a low capacitance TS array designed to protect high speed data interfaces. This series has been specifically designed to protect sensitive components which are connected
More informationIntegrated Simulation Solution for Advanced Power Devices
Integrated Simulation Solution for Advanced Power Devices Objectives of this Presenation Presentation of simulation results for non-silicon power device types SiC Based Power Devices GaN Based Power Devices
More informationSP A Discrete Bidirectional TVS Diode
SP1233 2A Discrete Bidirectional TVS Diode RoHS Pb GREEN Description The SP1233 includes TVS diodes fabricated in a proprietary silicon avalanche technology to protect each I/O pin and provide a high level
More informationOn-Chip Structure for Electrostatic Discharge (ESD) Protection
University of Central Florida UCF Patents Patent On-Chip Structure for Electrostatic Discharge (ESD) Protection 4-10-2007 Juin Liou Joseph Bernier Intersil Corporation Javier Salcedo University of Central
More informationLatchup-Free ESD Protection Design With Complementary Substrate-Triggered SCR Devices
1380 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 8, AUGUST 2003 Latchup-Free ESD Protection Design With Complementary Substrate-Triggered SCR Devices Ming-Dou Ker, Senior Member, IEEE, and Kuo-Chun
More informationUniversity of Central Florida. Juin Liou. Joseph Bernier Intersil Corporation. Javier Salcedo University of Central Florida
University of Central Florida UCF Patents Patent Electrostatic Discharge Protection Device for Digital Circuits and for Applications with Input/ Output Bipolar Voltage Much Higher than the Core Circuit
More informationMicroelectronics Reliability 47 (2007) Introductory Invited Paper
Microelectronics Reliability 47 (2007) 27 35 Introductory Invited Paper Overview on ESD protection design for mixed-voltage interfaces with high-voltage-tolerant power-rail ESD clamp circuits in low-voltage
More informationprint close Related High-Side Load Driver Enhances Short-Circuit Protection Automotive Electronics Drive The Need For Circuit Protection
1 of 9 5/11/2016 11:23 AM print close Electronic Design Ian Doyle Tue, 2016-05-10 11:22 The automotive industry perpetually introduces new features that enhance driver experience on top of existing popular
More information