PCI Example. User Guide. 02/2014 Capital Microelectronics, Inc. China

Size: px
Start display at page:

Download "PCI Example. User Guide. 02/2014 Capital Microelectronics, Inc. China"

Transcription

1 PCI Example User Guide 02/2014 Capital Microelectronics, Inc. China

2 Contents Contents Introduction PCI Target IP Core Overview PCI Target IP Core Diagram Overview PCI Device PCI driver and application Parameter of PCI Target IP Core PCI Target IP Generation Summary Revision History

3 1 Introduction This document mainly describes the example user guide of PCI Target IP core. This example is to write data to the RAMs, Which are connected with the local interface of PCI Target IP and read it back, then check it. This example runs in the Windows XP with WinDriver10.10 environment. The example supports the following features: Fully compliant with PCI v2.2 specification 32bit data and address buses Up to 6 Targets channels Support 32 Interrupt Requests Device family support: CME-M5, CME-M7 3

4 2 PCI Target IP Core Overview 2.1 PCI Target IP Core Diagram Overview PCI Device PCI Target IP Configuration register BAR0 Local RAM0 PC With Windriver PCI Bus PCI Interface BAR1 BAR2 Local RAM1 Local RAM2 BAR3 Local RAM3 BAR4 Local RAM4 BAR5 Local RAM5 Figure 2-1 PCI Target IP Core diagram The figure 2-1 illustrates the diagram of PCI example design with the PCI Target IP Core. The PCI device contains the PCI Target IP and the local RAM, which are implemented in the M5 or M7. The PCI device driver and test application used to test the PCI device are designed by the WinDriver and support the Windows XP and Windows PCI Device The PCI device contains the PCI Target IP Core and the local RAMs. The PCI Target IP Core is responsible to communicate PC by PCI Bus and implements the function of PCI protocol. The local RAM receive the data form the PC, and keep it. 4

5 Configuration register BAR0 Local RAM0 BAR1 Local RAM1 PCI Interface BAR2 Local RAM2 BAR3 Local RAM3 BAR4 Local RAM4 BAR5 Local RAM5 Figure 2-2 PCI Device 1 PCI Interface This PCI Interface is a part of PCI Target IP Core, It is used to connect the PCI Bus of PC and deal with the PCI protocol. 2 BAR0-BAR5 Bar0 - Bar5 are optional, the user can implement any bar of bar0 to bar5, it deals with the data transfer between the local and computer. 3 Local RAMs This Local RAMs correspond the Bar0 - Bar5, they receive and keep the data from the computer PCI driver and application This PCI driver design is based on the WinDriver, the application is used to write data to the PCI device, and read data from the PCI device, then check the write data and the read data. 2.2 Parameter of PCI Target IP Core BAR0_EXSIT: PCI Bar0 exists. BAR1_EXSIT: PCI Bar1 exists. BAR2_EXSIT: PCI Bar2 exists. BAR3_EXSIT: PCI Bar3 exists. BAR4_EXSIT: PCI Bar4 exists. BAR5_EXSIT: PCI Bar5 exists. 5

6 BAR0_TYPE: 0: IO; 1: Memory BAR1_TYPE: 0: IO; 1:Memory BAR2_TYPE: 0:IO; 1:Memory BAR3_TYPE: 0:IO;1:Memory BAR4_TYPE: 0:IO;1:Memory BAR5_TYPE 0:IO;1:Memory BAR0_SIZE: Size of BAR0, the value is the power of 2. BAR1_SIZE: Size of BAR1, the value is the power of 2. BAR2_SIZE; Size of BAR2, the value is the power of 2. BAR3_SIZE; Size of BAR3, the value is the power of 2. BAR4_SIZE; Size of BAR4, the value is the power of 2. BAR5_SIZE Size of BAR5, the value is the power of 2. VENDOR_ID Manufacturer identifier of the device. DEVICE_ID Identifier of device. REVISION_ID Revision identifier of device. SUB_VENDOR_ID Sub Manufacturer identifier of the device. SUB_DEVICE_ID Sub Identifier of device. BASE_CLASS Function type of device. SUB_CLASS Function type of device. INTERFACE Register-Level programming interface. MAX_LATENCY The value of Max latency. MIN_GRANT The time of burst transfer. 6

7 3 PCI Target IP Generation Step1: Open the Wizard Manager and choose the PCI. Step2: Define the name of PCI Target IP. Figure 3-1 PCI Target IP Generate Step1 Step3: Configuration Information Setting Figure 3-2 PCI Target IP Generate Step2 7

8 Step4: Address and Type Setting. Figure 3-3 PCI Target IP Generate Step3 Step5: Clock select Figure 3-4 PCI Target IP Generate Step4 8

9 Figure 3-5 PCI Target IP Generate Step5 9

10 4 Summary This design provides an example usage of PCI Target IP. Users can take the RTL code as reference to build your own design. The PCI Target IP parameters can be changed through IP wizard or directly can be changed by changing the parameter setting in RTL code. 10

11 5 Revision History Revision Date Comments Initial release 11

AHB2APB Bridge. User Guide. 11/2013 Capital Microelectronics, Inc. China

AHB2APB Bridge. User Guide. 11/2013 Capital Microelectronics, Inc. China AHB2APB Bridge User Guide 11/2013 Capital Microelectronics, Inc. China Contents Contents... 2 1 Introduction... 3 2 AHB2APB Bridge Overview... 4 2.1 Pin Description... 4 2.2 Parameter Description... 4

More information

AHB Slave Decoder. User Guide. 12/2014 Capital Microelectronics, Inc. China

AHB Slave Decoder. User Guide. 12/2014 Capital Microelectronics, Inc. China AHB Slave Decoder User Guide 12/2014 Capital Microelectronics, Inc. China Contents Contents... 2 1 Introduction... 3 2 AHB Slave Decoder Overview... 4 2.1 Pin Description... 4 2.2 Block Diagram... 5 3

More information

CME AHB2APB Bridge Design Example

CME AHB2APB Bridge Design Example CME AHB2APB Bridge Design Example User Guide 11/2013 Capital Microelectronics, Inc. China Contents Contents... 2 1 Introduction... 3 2 System Level Structure... 4 3 Example Result... 9 4 Pin and Design

More information

CME FIFO with AHB interface. Design Example

CME FIFO with AHB interface. Design Example CME FIFO with AHB interface Design Example User Guide 06/2014 Capital Microelectronics, Inc. China Contents Contents... 2 1 Introduction... 3 2 System Level Structure... 4 3 Example Result... 10 3.1 Example

More information

Floating Point. User Guide. 3/2014 Capital Microelectronics, Inc. China

Floating Point. User Guide. 3/2014 Capital Microelectronics, Inc. China Floating Point User Guide 3/2014 Capital Microelectronics, Inc. China Contents Contents... 2 1 Introduction... 3 2 Floating_Point Overview... 4 2.1 Pin Description... 4 2.2 Parameter Description... 5 2.3

More information

UART Design Example. User Guide. 04/2014 Capital Microelectronics, Inc. China

UART Design Example. User Guide. 04/2014 Capital Microelectronics, Inc. China UART Design Example User Guide 04/2014 Capital Microelectronics, Inc. China Contents Contents...2 1 Introduction...3 2 System level structure...5 2.1 EMIF interface application... 5 2.1.1 Single channel

More information

CorePCIX. v2.0. High Performance Customizable PCI-X Bus Interface

CorePCIX. v2.0. High Performance Customizable PCI-X Bus Interface v2.0 CorePCIX Product Summary Intended Use High Performance Customizable PCI-X Bus Interface Key features PCI-X 1.0a Compliant 100 MHz PCI-X Transfers 33 MHz PCI 2.2 Legacy Support PCI-X Only Option 133

More information

SDR SDRAM Controller Example

SDR SDRAM Controller Example SDR SDRAM Controller Example User Guide 10/2012 Capital Microelectronics, Inc. China Contents Contents... 2 1 Introduction... 3 2 System Level Structure... 4 3 Interface at HyperTerminal... 6 3.1 Setting

More information

Contents 1 Introduction FIR Filter IP Overview FIR Filter Theory Introduction FIR Filter IP Diagram Pin Description.

Contents 1 Introduction FIR Filter IP Overview FIR Filter Theory Introduction FIR Filter IP Diagram Pin Description. FIR Filter User Guide 6/214 Capital Microelectronics, Inc. China Contents 1 Introduction... 3 2 FIR Filter IP Overview... 4 2.1 FIR Filter Theory Introduction... 4 2.2 FIR Filter IP Diagram... 4 2.3 Pin

More information

SDR SDRAM Controller. User Guide. 10/2012 Capital Microelectronics, Inc. Beijing, China

SDR SDRAM Controller. User Guide. 10/2012 Capital Microelectronics, Inc. Beijing, China SDR SDRAM Controller User Guide 10/2012 Capital Microelectronics, Inc. Beijing, China Contents Contents... 2 1 Introduction... 3 2 SDRAM Overview... 4 2.1 Pin Description... 4 2.2 Mode register... 4 2.3

More information

TF-3239DL 10/100Mbps PCI Network Adapter

TF-3239DL 10/100Mbps PCI Network Adapter Rev: 1.1.0 1910010553 COPYRIGHT & TRADEMARKS Specifications are subject to change without notice. is a registered trademark of TP-LINK TECHNOLOGIES CO., LTD. Other brands and product names are trademarks

More information

External I2C. User Guide. 05/2014 Capital Microelectronics, Inc. China

External I2C. User Guide. 05/2014 Capital Microelectronics, Inc. China External I2C User Guide 05/2014 Capital Microelectronics, Inc. China Contents Contents... 2 1 Introduction... 3 2 External I2C Overview... 4 2.1 Pin Description... 4 2.1.1 M5 I2C Interface... 4 2.1.2 M7

More information

PCI Express High Performance Reference Design

PCI Express High Performance Reference Design PCI Express High Performance Reference Design AN-456-1.4 Application Note The PCI Express High-Performance Reference Design highlights the performance of the Altera Stratix V Hard IP for PCI Express and

More information

Controller PCI Card MODEL MAN UM

Controller PCI Card MODEL MAN UM Ultra ATA/133 Controller PCI Card USER MANUAL MODEL 168298 MAN-168298-UM-0408-01 Thank you for purchasing the MANHATTAN Ultra ATA/133 Controller PCI Card, Model 168298. Compliant with PCI Specification,

More information

SD 2.0 Host Controller IP

SD 2.0 Host Controller IP SD 2.0 Host Controller IP User Guide 12/2014 Capital Microelectronics, Inc. China Contents Contents... 1 1 Introduction... 2 2 SD 2.0 Host Controller IP Overview... 3 2.1 Block Diagram and Description...

More information

Architectural Differences nc. DRAM devices are accessed with a multiplexed address scheme. Each unit of data is accessed by first selecting its row ad

Architectural Differences nc. DRAM devices are accessed with a multiplexed address scheme. Each unit of data is accessed by first selecting its row ad nc. Application Note AN1801 Rev. 0.2, 11/2003 Performance Differences between MPC8240 and the Tsi106 Host Bridge Top Changwatchai Roy Jenevein risc10@email.sps.mot.com CPD Applications This paper discusses

More information

CPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine

CPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine CPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine Features Include: 200 Mbytes per second (max) input transfer rate via the front panel connector

More information

L12: I/O Systems. Name: ID:

L12: I/O Systems. Name: ID: L12: I/O Systems Name: ID: Synchronous and Asynchronous Buses Synchronous Bus (e.g., processor-memory buses) Includes a clock in the control lines and has a fixed protocol for communication that is relative

More information

UART. User Guide. 04/2014 Capital Microelectronics, Inc. China

UART. User Guide. 04/2014 Capital Microelectronics, Inc. China UART User Guide 04/2014 Capital Microelectronics, Inc. China Contents Contents...2 1 Introduction...4 2 UART Overview...5 2.1 Pins and Parameters... 5 2.1.1 EMIF interface... 5 2.1.2 AHB interface... 6

More information

pcit1 PCI Target MegaCore Function

pcit1 PCI Target MegaCore Function pcit1 PCI Target MegaCore Function July 1998, ver. 1.01 Data Sheet Features Parameterized pcit1 MegaCore function implementing a 32-bit, 33-MHz peripheral component interconnect (PCI) target interface

More information

Computer Architecture

Computer Architecture Computer Architecture Computer Architecture Hardware INFO 2603 Platform Technologies Week 1: 04-Sept-2018 Computer architecture refers to the overall design of the physical parts of a computer. It examines:

More information

Introduction to the PCI Interface. Meeta Srivastav

Introduction to the PCI Interface. Meeta Srivastav Introduction to the PCI Interface Meeta Srivastav 4 th March, 2005 Talk layout BUS standards PCI Local Bus PCI protocol Special Cases Electrical and Mechanical Specifications Other Topics 2 Inside a Computer

More information

Older PC Implementations

Older PC Implementations PCI Older PC Implementations 2 Newer PC Implementations 3 Server Platforms 4 PCI Overview 5 PCI Features 32-Bit or 64-Bit address and data 66 or 33 down to 0 MHz synchronous operation Single or multiple

More information

Lecture1: introduction. Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit

Lecture1: introduction. Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit Lecture1: introduction Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit 1 1. History overview Computer systems have conventionally

More information

Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses

Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 1 Most of the integrated I/O subsystems are connected to the

More information

ELC4438: Embedded System Design ARM Cortex-M Architecture II

ELC4438: Embedded System Design ARM Cortex-M Architecture II ELC4438: Embedded System Design ARM Cortex-M Architecture II Liang Dong Electrical and Computer Engineering Baylor University Memory system The memory systems in microcontrollers often contain two or more

More information

Altera s Avalon Communication Fabric

Altera s Avalon Communication Fabric Altera s Avalon Communication Fabric Stephen A. Edwards Columbia University Spring 2012 Altera s Avalon Bus Something like PCI on a chip Described in Altera s Avalon Memory-Mapped Interface Specification

More information

ROBO-N201G/G2. User's Manual

ROBO-N201G/G2. User's Manual ROBO-N201G/G2 10BASE-T/100BASE-TX/1000BASE-T Ethernet Daughter Board User's Manual P/N: B8980060 Version 1.0 Copyright Portwell, Inc., 2003. All rights reserved. All other brand names are registered trademarks

More information

PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a

PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a July 22, 2003 REVISION REVISION HISTORY DATE 1.0 Initial release. 9/22/99 1.0a Clarifications and typographical corrections. 7/24/00

More information

TXMC885. Four Channel 10/100/1000 Mbit/s Ethernet Adapter. Version 1.0. User Manual. Issue October 2011

TXMC885. Four Channel 10/100/1000 Mbit/s Ethernet Adapter. Version 1.0. User Manual. Issue October 2011 The Embedded I/O Company TXMC885 Four Channel 10/100/1000 Mbit/s Ethernet Adapter Version 1.0 User Manual Issue 1.0.0 October 2011 TEWS TECHNOLOGIES GmbH Am Bahnhof 7 25469 Halstenbek, Germany Phone: +49

More information

LogiCORE IP AXI Video Direct Memory Access v4.00.a

LogiCORE IP AXI Video Direct Memory Access v4.00.a LogiCORE IP AXI Video Direct Memory Access v4.00.a Product Guide Table of Contents Chapter 1: Overview Feature Summary............................................................ 9 Applications................................................................

More information

PCI Compliance Checklist

PCI Compliance Checklist PCI Compliance Checklist Actel CorePCIF v2.02 January 2006 Device is: Reserved () Device Address: 0x80000000 Vendor ID: 0x11AA Device ID: 0x6004 Revision 2.2 PCI Compliance Checklist Rev. 2.2 1 Component

More information

Module Introduction. Purpose This training module covers 68K/ColdFire Ethernet and USB

Module Introduction. Purpose This training module covers 68K/ColdFire Ethernet and USB Module Introduction Purpose This training module covers 68K/ColdFire Ethernet and USB Objectives Describe the features of the 10/100 Fast Ethernet Controller module Explain the USB device controllers available

More information

CorePCI v5.41. Product Summary. Contents. Synthesis and Simulation Support. Intended Use. Macro Verification and Compliance. Version.

CorePCI v5.41. Product Summary. Contents. Synthesis and Simulation Support. Intended Use. Macro Verification and Compliance. Version. Product Summary Intended Use Most Flexible High-Performance PCI Offering Target, Master, and Master/Target, which includes Target+DMA and Target+Master functions 33 MHz or 66 MHz Performance 32-Bit or

More information

Sensoray Model 627 CompactPCI to PCI Adapter

Sensoray Model 627 CompactPCI to PCI Adapter Sensoray Model 627 CompactPCI to PCI Adapter Revised December 19, 2003 TABLE OF CONTENTS LIMITED WARRANTY... 4 SPECIAL HANDLING INSTRUCTIONS... 4 1. INTRODUCTION... 5 2. SYSTEM REQUIREMENTS... 5 3. SPECIFICATIONS...

More information

Computer Architecture

Computer Architecture Computer Architecture PCI and PCI Express 2018. február 22. Budapest Gábor Horváth associate professor BUTE Dept. of Networked Systems and Services ghorvath@hit.bme.hu 2 The PCI standard PCI = Peripheral

More information

PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a

PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a July 29, 2002July 22, 2003 REVISION REVISION HISTORY DATE 1.0 Initial release. 9/22/99 1.0a Clarifications and typographical corrections.

More information

Typical System Implementation

Typical System Implementation PCI Typical System Implementation CPU Cache Memory Subsystem DRAM Subsystem Host Bus PCI Local Bus PCI Bridge/ Memory Controller ISA Bus Bridge ISA Bus PCI Add-in Slots ISA Add-in Slots PCI 2 Desktop Platforms

More information

Introduction I/O 1. I/O devices can be characterized by Behavior: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec

Introduction I/O 1. I/O devices can be characterized by Behavior: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec Introduction I/O 1 I/O devices can be characterized by Behavior: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec I/O bus connections I/O Device Summary I/O 2 I/O System

More information

FYS Data acquisition & control. Introduction. Spring 2018 Lecture #1. Reading: RWI (Real World Instrumentation) Chapter 1.

FYS Data acquisition & control. Introduction. Spring 2018 Lecture #1. Reading: RWI (Real World Instrumentation) Chapter 1. FYS3240-4240 Data acquisition & control Introduction Spring 2018 Lecture #1 Reading: RWI (Real World Instrumentation) Chapter 1. Bekkeng 14.01.2018 Topics Instrumentation: Data acquisition and control

More information

HDC-304E Quick Installation Guide Version 1.0

HDC-304E Quick Installation Guide Version 1.0 PCI express video/audio capture card with four HDMI input channels,1920x1080@60p,and Hardware H.264 codec HDC-304E Quick Installation Guide Version 1.0 Jan. 10, 2011 Package List HDC-304E package includes

More information

The CoreConnect Bus Architecture

The CoreConnect Bus Architecture The CoreConnect Bus Architecture Recent advances in silicon densities now allow for the integration of numerous functions onto a single silicon chip. With this increased density, peripherals formerly attached

More information

Application Note: Installing a CODEC sound driver on the Trenton TQ9 System Host Board Date: April 23, 2008

Application Note: Installing a CODEC sound driver on the Trenton TQ9 System Host Board Date: April 23, 2008 Application Note: Installing a CODEC sound driver on the Trenton TQ9 System Host Board Date: April 23, 2008 Introduction This application note explains how to install the STAC9200 CODEC driver on the TQ9

More information

Intel PRO/1000 T IP Storage Adapter

Intel PRO/1000 T IP Storage Adapter Intel PRO/1000 T IP Storage Adapter Bringing Gigabit Ethernet to Network Storage Quick Installation Guide 1 Additional Information Online User Configuration Guide Online Services The User Configuration

More information

STANDARD I/O INTERFACES

STANDARD I/O INTERFACES STANDARD I/O INTERFACES The processor bus is the bus defied by the signals on the processor chip itself. Devices that require a very high-speed connection to the processor, such as the main memory, may

More information

Errata to the MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Errata to the MPC8280 PowerQUICC II Family Reference Manual, Rev. 1 Freescale Semiconductor Addendum Document Number: MPC8280RMAD Rev. 1.5, 12/2010 Errata to the MPC8280 PowerQUICC II Family Reference Manual, Rev. 1 This errata document describes corrections to the MPC8280

More information

AN008 - Legacy Windows Driver Installation

AN008 - Legacy Windows Driver Installation AN008 - Legacy Windows Driver Installation Document History Revision Date Changes V 1.0 March 15 2017 First release of document. Driver installation has been reworked to use a unified installer for all

More information

Introducing. QuickLogic s The Basics of PCI. QuickPCI - The PCI Solution for System Needs

Introducing. QuickLogic s The Basics of PCI. QuickPCI - The PCI Solution for System Needs Introducing QuickLogic s The Basics of PCI QuickPCI - The PCI Solution for System Needs Typical System Implementation CPU Cache Memory Subsystem DRAM Subsystem Host Bus PCI Local Bus PCI Bridge/ Memory

More information

VISTA - CTI Multi-port Serial Adapter. Install Guide

VISTA - CTI Multi-port Serial Adapter. Install Guide VISTA - CTI Multi-port Serial Adapter Install Guide The information contained in this document is subject to change without notice. Connect Tech, Inc. shall not be liable for errors contained herein or

More information

PCI / PMC / CPCI / PCI-X Bus Analysis

PCI / PMC / CPCI / PCI-X Bus Analysis PCI / PMC / CPCI / PCI-X Bus Analysis Analyzer Exerciser Stimulus Target Anomaly Performance Compliance 850 System Analyzer/Exerciser Silicon Control Inc. introduces the ultimate analyzer and exerciser

More information

Programming the Memory Boundary Registers nc. PCKEN memory interface parity checking/generation enable Bank n row row address bit count for each bank

Programming the Memory Boundary Registers nc. PCKEN memory interface parity checking/generation enable Bank n row row address bit count for each bank Rev. 0.1, 6/2003 Initializing SDRAM Parameters for Motorola MPC106-Based Systems This document describes the correlation of the programmable SDRAM interface parameters of Motorola s MPC106 PCI bridge/memory

More information

Introduction to ARM LPC2148 Microcontroller

Introduction to ARM LPC2148 Microcontroller Introduction to ARM LPC2148 Microcontroller Dr.R.Sundaramurthy Department of EIE Pondicherry Engineering College Features of LPC2148 in a Nut Shell CPU = ARM 7 Core Word Length = 32 Bit ROM = 512 KB RAM

More information

Computer Organization ECE514. Chapter 5 Input/Output (9hrs)

Computer Organization ECE514. Chapter 5 Input/Output (9hrs) Computer Organization ECE514 Chapter 5 Input/Output (9hrs) Learning Outcomes Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge

More information

TPMC815 ARCNET PMC. User Manual. The Embedded I/O Company. Version 2.0. Issue 1.2 November 2002 D

TPMC815 ARCNET PMC. User Manual. The Embedded I/O Company. Version 2.0. Issue 1.2 November 2002 D The Embedded I/O Company TPMC815 ARCNET PMC Version 2.0 User Manual Issue 1.2 November 2002 D76815804 TEWS TECHNOLOGIES GmbH Am Bahnhof 7 25469 Halstenbek / Germany Phone: +49-(0)4101-4058-0 Fax: +49-(0)4101-4058-19

More information

StrongARM** SA-110/21285 Evaluation Board

StrongARM** SA-110/21285 Evaluation Board StrongARM** SA-110/21285 Evaluation Board Brief Datasheet Product Features Intel offers a StrongARM** SA-110/21285 Evaluation Board (EBSA-285) that provides a flexible hardware environment to help manufacturers

More information

Application Note FC1100/FC1121 (EtherCAT Slave Card)

Application Note FC1100/FC1121 (EtherCAT Slave Card) Application Note FC1100/FC1121 (EtherCAT Slave Card) Application Note ET9300 I LEGAL NOTICE Trademarks Beckhoff, TwinCAT, EtherCAT, Safety over EtherCAT, TwinSAFE and XFC are registered trademarks of and

More information

Application Note FC1100/FC1121 (EtherCAT Slave Card)

Application Note FC1100/FC1121 (EtherCAT Slave Card) Application Note FC1100/FC1121 (EtherCAT Slave Card) Version 1.4 Date: 2017-03-28 LEGAL NOTICE Trademarks Beckhoff, TwinCAT, EtherCAT, Safety over EtherCAT, TwinSAFE and XFC are registered trademarks of

More information

Intel Graphics Virtualization on KVM. Aug KVM Forum 2011 Rev. 3

Intel Graphics Virtualization on KVM. Aug KVM Forum 2011 Rev. 3 Intel Graphics Virtualization on KVM Aug-16-2011 allen.m.kay@intel.com KVM Forum 2011 Rev. 3 Agenda Background on IO Virtualization Device Operation on Native Platform QEMU IO Virtualization Device Direct

More information

Course Introduction. Purpose: Objectives: Content: 27 pages 4 questions. Learning Time: 20 minutes

Course Introduction. Purpose: Objectives: Content: 27 pages 4 questions. Learning Time: 20 minutes Course Introduction Purpose: This course provides an overview of the Direct Memory Access Controller and the Interrupt Controller on the SH-2 and SH-2A families of 32-bit RISC microcontrollers, which are

More information

80C31 Microcontroller Driven Electroluminescent Display II. System Level Block Description

80C31 Microcontroller Driven Electroluminescent Display II. System Level Block Description 80C31 Microcontroller Driven Electroluminescent II System Level Block Description Nick Gorajski Advisor: Professor Steven Gutschlag Bradley University ECE Department November 7, 2004 Narrative The system

More information

FireWire 400 ExpressCard/34

FireWire 400 ExpressCard/34 FireWire 400 ExpressCard/34 USER MANUAL MODEL 515016 MAN-515016-UM-1106-03 Thank you for purchasing the MANHATTAN FireWire 400 ExpressCard/34, Model 515016. Compliant with PCI Express 1.0a and IEEE1394a

More information

Technical Note Using CellularRAM to Replace UtRAM

Technical Note Using CellularRAM to Replace UtRAM Technical Note Using CellularRAM to Replace UtRAM TN-45-13: CellularRAM replacing UtRAM Introduction Introduction The Micron family of CellularRAM devices is designed to be backward compatible with 6T

More information

CorePCI Target+DMA Master 33/66MHz

CorePCI Target+DMA Master 33/66MHz Preliminary v1.0 CorePCI Target+DMA Master 33/66MHz Product Summary Intended Use High-Performance 33MHz or 66MHz PCI Target+DMA Master Applications 32-Bit, 33MHz, 3.3V or 5V fully compliant solution available

More information

PCI-SIG ENGINEERING CHANGE NOTICE

PCI-SIG ENGINEERING CHANGE NOTICE PCI-SIG ENGINEERING CHANGE NOTICE TITLE: Unoccupied Slot Power Hand-off State Clarification DATE: January 23, 2007 AFFECTED DOCUMENT: PCI Firmware Specification, Revision 3.0 SPONSOR: Dong Wei; Hewlett

More information

AMBA 3 AHB Lite Bus Architecture

AMBA 3 AHB Lite Bus Architecture AMBA 3 AHB Lite Bus Architecture 1 Module Syllabus What is a Bus Bus Types ARM AMBA System Buses AMBA3 AHB-Lite Bus Bus Operation in General AHB Bus Components AHB Bus Signals AHB Bus Basic Timing AHB

More information

MiniTutorial: Add a Network Card and RT-TCP/IP Support

MiniTutorial: Add a Network Card and RT-TCP/IP Support MiniTutorial: Add a Network Card and RT-TCP/IP Support Copyright 1996-2011 by IntervalZero Inc. All rights reserved. No part of this document may be reproduced or transmitted in any form or by any means,

More information

Computer Maintenance. Unit Subtitle: Motherboards. Copyright Texas Education Agency, All rights reserved. 1

Computer Maintenance. Unit Subtitle: Motherboards. Copyright Texas Education Agency, All rights reserved. 1 Computer Maintenance Unit Subtitle: Motherboards 1 Lesson Objectives Describe the function of the motherboard. Identify the different types of motherboards and their characteristics. Identify the main

More information

DYNAMIC ENGINEERING 150 DuBois St. Suite C Santa Cruz CA Fax Est.

DYNAMIC ENGINEERING 150 DuBois St. Suite C Santa Cruz CA Fax Est. DYNAMIC ENGINEERING 150 DuBois St. Suite C Santa Cruz CA 95060 831-457-8891 Fax 831-457-4793 http://www.dyneng.com sales@dyneng.com Est. 1988 User Manual cpcirepeat32 cpci 6U 4HP PMC Carrier With PCI Bus

More information

Hardware Design. MicroBlaze 7.1. This material exempt per Department of Commerce license exception TSU Xilinx, Inc. All Rights Reserved

Hardware Design. MicroBlaze 7.1. This material exempt per Department of Commerce license exception TSU Xilinx, Inc. All Rights Reserved Hardware Design MicroBlaze 7.1 This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: List the MicroBlaze 7.1 Features List

More information

Windows Device Driver and API Reference Manual

Windows Device Driver and API Reference Manual Windows Device Driver and API Reference Manual 797 North Grove Rd, Suite 101 Richardson, TX 75081 Phone: (972) 671-9570 www.redrapids.com Red Rapids Red Rapids reserves the right to alter product specifications

More information

SONIC. A Joint project between Sony Broadcast Europe & Imperial College. Simon Haynes, Peter Cheung. A reconfigurable image processing architecture

SONIC. A Joint project between Sony Broadcast Europe & Imperial College. Simon Haynes, Peter Cheung. A reconfigurable image processing architecture SONIC A reconfigurable image processing architecture A Joint project between Sony Broadcast Europe & Imperial College Simon Haynes, Peter Cheung 1 Overview Introduction SONIC software architecture SONIC

More information

Architecture Specification

Architecture Specification PCI-to-PCI Bridge Architecture Specification, Revision 1.2 June 9, 2003 PCI-to-PCI Bridge Architecture Specification Revision 1.1 December 18, 1998 Revision History REVISION ISSUE DATE COMMENTS 1.0 04/05/94

More information

CSB4-U USB driver installation

CSB4-U USB driver installation 12/05/2009 CSB4-U USB driver installation Headquarters, Europa SpringCard 13 voie la Cardon Parc Gutenberg 91120 Palaiseau FRANCE Phone : +33 (0) 164 53 20 10 Fax : +33 (0) 164 53 20 18 Americas SpringCard

More information

PCIe-SER01. User s Manual. PCIe-SER01 user s Manual (Rev 1.0)

PCIe-SER01. User s Manual. PCIe-SER01 user s Manual (Rev 1.0) PCIe-SER01 User s Manual Windows, Windows2000, Windows NT and Windows XP are trademarks of Microsoft. We acknowledge that the trademarks or service names of all other organizations mentioned in this document

More information

Replacement Policy: Which block to replace from the set?

Replacement Policy: Which block to replace from the set? Replacement Policy: Which block to replace from the set? Direct mapped: no choice Associative: evict least recently used (LRU) difficult/costly with increasing associativity Alternative: random replacement

More information

ExpressCard. Gigabit Ethernet

ExpressCard. Gigabit Ethernet ExpressCard Gigabit Ethernet User Manual (DN-10141) All brand names and trademarks are properties of their Respective owners. 1 Features and Benefits Fully compliant with ExpressCard Specification 1.0

More information

Checking the Status of a 10/100Base-T Network Connection

Checking the Status of a 10/100Base-T Network Connection Your Power Macintosh G3 computer has been enhanced with one or more of the following options: m 10/100Base-T Ethernet card m Ultra Wide SCSI internal hard disk drive with PCI card m One or more additional

More information

ECE 30 Introduction to Computer Engineering

ECE 30 Introduction to Computer Engineering ECE 0 Introduction to Computer Engineering Study Problems, Set #9 Spring 01 1. Given the following series of address references given as word addresses:,,, 1, 1, 1,, 8, 19,,,,, 7,, and. Assuming a direct-mapped

More information

Allen-Bradley PLCs. Product Data

Allen-Bradley PLCs. Product Data Product Data Take advantage of enhanced PLC-5 processor compatibility. As a full member of the PLC-5 family of processors, the PLC-5/VME processor provides the same capabilities as other enhanced PLC-5

More information

The Lekha 3GPP LTE FEC IP Core meets 3GPP LTE specification 3GPP TS V Release 10[1].

The Lekha 3GPP LTE FEC IP Core meets 3GPP LTE specification 3GPP TS V Release 10[1]. Lekha IP 3GPP LTE FEC Encoder IP Core V1.0 The Lekha 3GPP LTE FEC IP Core meets 3GPP LTE specification 3GPP TS 36.212 V 10.5.0 Release 10[1]. 1.0 Introduction The Lekha IP 3GPP LTE FEC Encoder IP Core

More information

The University of the West Indies, St. Augustine INFO 2603 Platform Technologies /2018 Semester 1 Lab 1 - Wednesday 13th September 2017

The University of the West Indies, St. Augustine INFO 2603 Platform Technologies /2018 Semester 1 Lab 1 - Wednesday 13th September 2017 The University of the West Indies, St. Augustine INFO 2603 Platform Technologies 1 2017/2018 Semester 1 Lab 1 - Wednesday 13th September 2017 Introduction to Windows Device Manager Welcome to your first

More information

Windows IMCEA Driver SIMATIC Industrial PCs. Programming Manual 11/2011 SIMATIC

Windows IMCEA Driver SIMATIC Industrial PCs. Programming Manual 11/2011 SIMATIC Windows IMCEA Driver SIMATIC Industrial PCs Programming Manual 11/2011 SIMATIC Introduction 1 2 SIMATIC SIMATIC Industrial PCs Programming Manual Software installation 3 IOCTL functions 4 IMCEA API functions

More information

Chapter 11: Input/Output Organisation. Lesson 15: Standard I/O bus PCI

Chapter 11: Input/Output Organisation. Lesson 15: Standard I/O bus PCI Chapter 11: Input/Output Organisation Lesson 15: Standard I/O bus PCI Objective Familiar with I/O bus and standard I/O interfaces parallel bus PCI (Peripheral Connect Interface) for a synchronous parallel

More information

Efficiency and memory footprint of Xilkernel for the Microblaze soft processor

Efficiency and memory footprint of Xilkernel for the Microblaze soft processor Efficiency and memory footprint of Xilkernel for the Microblaze soft processor Dariusz Caban, Institute of Informatics, Gliwice, Poland - June 18, 2014 The use of a real-time multitasking kernel simplifies

More information

AN2548 Application note

AN2548 Application note Application note Using the STM32F101xx and STM32F103xx controller 1 Introduction This application note describes how to use the STM32F101xx and STM32F103xx direct memory access () controller. The STM32F101xx

More information

AN OPEN-SOURCE VHDL IP LIBRARY WITH PLUG&PLAY CONFIGURATION

AN OPEN-SOURCE VHDL IP LIBRARY WITH PLUG&PLAY CONFIGURATION AN OPEN-SOURCE VHDL IP LIBRARY WITH PLUG&PLAY CONFIGURATION Jiri Gaisler Gaisler Research, Första Långgatan 19, 413 27 Göteborg, Sweden Abstract: Key words: An open-source IP library based on the AMBA-2.0

More information

Announcing ATCLink v

Announcing ATCLink v ATCLink Announcing ATCLink v3.7.007 Peek is pleased to announce the release of Version 3.7.007 of the ATCLink software utility for ATC controller configuration. ATCLink is a Windows application that allows

More information

Hardware Design. University of Pannonia Dept. Of Electrical Engineering and Information Systems. MicroBlaze v.8.10 / v.8.20

Hardware Design. University of Pannonia Dept. Of Electrical Engineering and Information Systems. MicroBlaze v.8.10 / v.8.20 University of Pannonia Dept. Of Electrical Engineering and Information Systems Hardware Design MicroBlaze v.8.10 / v.8.20 Instructor: Zsolt Vörösházi, PhD. This material exempt per Department of Commerce

More information

C901 PowerPC MPC7448 3U CompactPCI SBC

C901 PowerPC MPC7448 3U CompactPCI SBC C901 PowerPC MPC7448 3U CompactPCI SBC Rugged 3U CompactPCI SBC PowerPC 7448 @ 1.4 GHz, 1.0 GHz, or 600 MHz, with AltiVec Technology 166 MHz MPX Bus Marvell MV64460 Discovery TM III System Controller One

More information

PCIe driver development for Exynos SoC

PCIe driver development for Exynos SoC PCIe driver development for Exynos SoC Korea Linux Forum 2013 Jingoo Han Samsung Electronics Introduction S/W engineer at Samsung Electronics since 2005 Linux kernel development for Samsung Exynos ARM

More information

Intellectual Property Macrocell for. SpaceWire Interface. Compliant with AMBA-APB Bus

Intellectual Property Macrocell for. SpaceWire Interface. Compliant with AMBA-APB Bus Intellectual Property Macrocell for SpaceWire Interface Compliant with AMBA-APB Bus L. Fanucci, A. Renieri, P. Terreni Tel. +39 050 2217 668, Fax. +39 050 2217522 Email: luca.fanucci@iet.unipi.it - 1 -

More information

Utility Bus Split (v1.00a)

Utility Bus Split (v1.00a) DS484 December 2, 2009 Introduction The Utility Bus Split core splits a bus into smaller buses using the Xilinx Platform Studio (XPS). The core splits one input bus into two output buses which serve as

More information

Serial ATA PCI RAID Quick Installation Guide

Serial ATA PCI RAID Quick Installation Guide Serial ATA PCI RAID Quick Installation Guide Introducing the Serial ATA PCI RAID The Serial ATA PCI RAID is an ultra high-speed two channel Serial ATA controller board for use in Pentium-class computers.

More information

User s Manual. PCIe-DIO05 Users Manual (Rev 1.1)

User s Manual. PCIe-DIO05 Users Manual (Rev 1.1) PCIe-DIO05 User s Manual Windows, Windows2000, Windows NT and Windows XP are trademarks of Microsoft. We acknowledge that the trademarks or service names of all other organizations mentioned in this document

More information

Dual Profile GigaLAN PCI Quick Installation Guide

Dual Profile GigaLAN PCI Quick Installation Guide Dual Profile GigaLAN PCI Quick Installation Guide Introducing the Dual Profile GigaLAN PCI The Dual Profile GigaLAN PCI adds Gigabit Ethernet to your system. This adapter supports 10/100/1000 Ethernet,

More information

4. Hardware Platform: Real-Time Requirements

4. Hardware Platform: Real-Time Requirements 4. Hardware Platform: Real-Time Requirements Contents: 4.1 Evolution of Microprocessor Architecture 4.2 Performance-Increasing Concepts 4.3 Influences on System Architecture 4.4 A Real-Time Hardware Architecture

More information

Xilinx Answer QDMA Performance Report

Xilinx Answer QDMA Performance Report Xilinx Answer 71453 QDMA Performance Report Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that Answer Records are

More information

C900 PowerPC G4+ Rugged 3U CompactPCI SBC

C900 PowerPC G4+ Rugged 3U CompactPCI SBC C900 PowerPC G4+ Rugged 3U CompactPCI SBC Rugged 3U CompactPCI SBC PICMG 2.0, Rev. 3.0 Compliant G4+ PowerPC 7447A/7448 Processor @ 1.1 Ghz with AltiVec Technology Marvell MV64460 Discovery TM III System

More information

LogiCORE IP Initiator/Target v5 and v6 for PCI-X

LogiCORE IP Initiator/Target v5 and v6 for PCI-X LogiCORE IP Initiator/Target v5 and v6 for PCI-X DS208 April 19, 2010 Introduction The LogiCORE IP Initiator/Target v5 and v6 for PCI -X core interface is a pre-implemented and fully tested module for

More information

Tutorial for Altera DE1 and Quartus II

Tutorial for Altera DE1 and Quartus II Tutorial for Altera DE1 and Quartus II Qin-Zhong Ye December, 2013 This tutorial teaches you the basic steps to use Quartus II version 13.0 to program Altera s FPGA, Cyclone II EP2C20 on the Development

More information