Universiteit van Amsterdam 1
|
|
- Brett Gary Marsh
- 5 years ago
- Views:
Transcription
1 Universiteit van Amsterdam 1
2 Embedded systems are ubiquitous! Andy D. Pimentel IPA Lentedagen, 22 April,
3 The design of modern embedded systems becomes increasingly complex Need to support multiple applications and standards Just look at your mobile phone Market pull: Design better products faster High design productivity required Andy D. Pimentel IPA Lentedagen, 22 April,
4 Transistors per Chip (M) 10,000 Productivity Trans./Staff - Mo. 100,000,000.10µ.35µ 2.5µ 1,000 58%/Yr. compound 100 To close Complexity this growth productivity rate gap we require new, disruptive design x x x x x x methods & x tools x %/Yr. compound Productivity growth rate ,000,000 1,000, ,000 10,000 1, Logic Tr./Chip Tr./S.M. Source: SEMATECH Andy D. Pimentel IPA Lentedagen, 22 April,
5 The design of modern embedded systems becomes increasingly complex Need to support multiple applications and standards Just look at your mobile phone Market pull: Design better products faster High design productivity required Design quality Real time, low cost, low power, flexible, no bugs Multi-dimensional design space with many tradeoffs: Cost (silicon area, design time), performance, power consumption, flexibility, dependability, time-to-market, etc. Andy D. Pimentel IPA Lentedagen, 22 April,
6 System complexity: trend towards heterogeneous Multi-Processor Systems on Chip (MP-SoCs), integrating Dedicated hardware blocks Embedded processor cores Reconfigurable components Network on Chip (NoC) Now: up to 10s of processors 100s of on-chip processors are foreseen in a few years Processors are the logic gates of the future! Andy D. Pimentel IPA Lentedagen, 22 April,
7 A lot of challenging design steps! Decomposing applications for mapping onto an MP-SoC Hardware/software partitioning of applications Modeling and simulating MP-SoC architecture(s) At various levels of abstraction Efficient (and early!) exploration of design options Architecture trade-offs Different mappings and HW/SW partitionings System synthesis/implementation and mapping application(s) onto the system Different tools/tool-flows are usually needed Interoperability problems! Andy D. Pimentel IPA Lentedagen, 22 April,
8 Andy D. Pimentel IPA Lentedagen, 22 April,
9 Background MP-SoC design The Daedalus design-flow Automatic parallelization of streaming applications System-level modeling and simulation for DSE System-level synthesis in a plug-and-play fashion How all tools fit together A JPEG case study Conclusions Andy D. Pimentel IPA Lentedagen, 22 April,
10 System-level Design Space Exploration Programming/ mapping Prototyping P1" FIFO2" P1" P5" FIFO1" FIFO3" P2! P3" FIFO4" P4" Streaming Application(s) FIFO7"? FIFO6" DSP DSP SWITCH SWITCH FIFO FIFO µp µp MEM MEM PPC PPC? MEM PPC 1 DSP 2 MEM FIFO5 FIFO3 FIFO2 FIFO6 FIFO4 FIFO1 FIFO7 MEM µp 1 NoC-based MP-SoC µp 2 MEM Andy D. Pimentel IPA Lentedagen, 22 April,
11 High-level Models Explore, modify, select instances System-level design space exploration Sequential application Automatic Parallelization Library of IP cores Common XML Interface Platform specification Mapping specification Parallel application specification RTL-level Models System-level synthesis Multi-processor System on Chip (Synthesizable VHDL and C/C++ code for processors) Andy D. Pimentel IPA Lentedagen, 22 April,
12 High-level Models Explore, modify, select instances System-level design space exploration Sequential application Automatic Parallelization Library of IP cores Common XML Interface Platform specification Mapping specification Parallel application specification RTL-level Models System-level synthesis Multi-processor System on Chip (Synthesizable VHDL and C/C++ code for processors) Andy D. Pimentel IPA Lentedagen, 22 April,
13 EASY to specify Sequential Application Specification Application DIFFICULT to specify Parallel Application Specification for j = 1:1:N, [x(j)] = Source1( ); end for i = 1:1:K, [y(i)] = Source2( ); end for j = 1:1:N, for i = 1:1:K, [y(i), x(j)] = F( y(i), x(j) ); end end for i = 1:1:K, [Out(i)] = Sink( y( I ) ); end DIFFICULT to map MEM Programming KPNgen tool FIFO5 FIFO3 FIFO2 FIFO4 Source MEM P1 P3 S1 P2 P4 EASY to map Sink PPC 1 CC CC µb 1 PPC 2 CC CC µb 2 MEM FIFO6 FIFO1 FIFO7 MEM Andy D. Pimentel IPA Lentedagen, 22 April,
14 Sequential Application Specification for j = 1:1:N, [x(j)] = Source1( ); end for i = 1:1:K, [y(i)] = Source2( ); end for j = 1:1:N, for i = 1:1:K, [y(i), x(j)] = F( y(i), x(j) ); end end for i = 1:1:K, [Out(i)] = Sink( y( I ) ); end Andy D. Pimentel IPA Lentedagen, 22 April,
15 Affine Nested Loop programs (C/C++) for j = 1:1:N, [x(j)] = Source1( ); end for i = 1:1:K, [y(i)] = Source2( ); end for j = 1:1:N, for i = 1:1:K, [y(i), x(j)] = F( y(i), x(j) ); end end for i = 1:1:K, [Out(i)] = Sink( y( I ) ); end KPNgen Transformations, dependency analysis, and linearization Parallel application instances: Kahn Process Networks System-level synthesis System-level Simulation & DSE Functional verification & analysis Andy D. Pimentel IPA Lentedagen, 22 April,
16 Explore, modify, select instances Sequential application High-level Models System-level design space exploration KPNgen (Automatic Parallelization) Library of IP cores Common XML Interface Platform specification Mapping specification Parallel application specification RTL-level Models System-level synthesis Multi-processor System on Chip (Synthesizable VHDL and C/C++ code for processors) Andy D. Pimentel IPA Lentedagen, 22 April,
17 Application model Description of functional behavior of an application Independent from architecture, HW/SW partitioning and timing characteristics Generates application events representing the workload imposed on the architecture Architecture model Application model Traces of application events Parameterized timing behavior of architecture components Models timing consequences of application events Architecture model Explicit mapping of application and architecture models Trace-driven co-simulation Easy reuse of both application and architecture models! Andy D. Pimentel IPA Lentedagen, 22 April,
18 Process A Process C Process D Process B Application model (Kahn Process Network) Mapping layer (mapping, scheduling and event refinement) Processor 1 Processor 2 Processor 3 Cycle-approximate architecture model Shared memory Andy D. Pimentel IPA Lentedagen, 22 April,
19 Process A Process C Process D Process B Application model (Kahn Process Network) Mapping layer (mapping, scheduling and event refinement) Processor 1 Processor 2 Processor 3 Cycle-approximate architecture model Shared memory Andy D. Pimentel IPA Lentedagen, 22 April,
20 Process A Process C Process D Process B Application model (Kahn Process Network) Op. X Processor Y Mapping layer (mapping, Cycles scheduling and event refinement) 750 Z 1500 Processor 2 Processor 3 Cycle-approximate architecture model Shared memory Andy D. Pimentel IPA Lentedagen, 22 April,
21 Process A Process C Process D Process B Application model (Kahn Process Network) Abstract (RT)OS model Processor 1 Processor 2 Processor 3 Cycle-approximate architecture model Shared memory Andy D. Pimentel IPA Lentedagen, 22 April,
22 Targets efficient evaluation of different Application-to-architectures mappings Hardware/Software partitionings MP-SoC architectures Different type and number of processing cores, interconnects (NoCs), scheduling policies, etc. Provides approximations/insight on Cycle times, system utilization, bottlenecks/resource contention Low modeling effort and high simulation speed Modeling in a matter of hours/days Typically, a full system-level MP-SoC simulation takes less than 1 second on an average laptop Andy D. Pimentel IPA Lentedagen, 22 April,
23 Individuals (i.e. candidate platforms and mappings) Sesame System-level simulation Performance, power and cost of individuals GA-based multi-objective optimization Application model Platform Components Andy D. Pimentel IPA Lentedagen, 22 April,
24 Explore, modify, select instances Sequential application High-level Models Sesame (DSE) KPNgen (Automatic Parallelization) Library of IP cores Common XML Interface Platform specification Mapping specification Parallel application specification RTL-level Models System-level synthesis Multi-processor System on Chip (Synthesizable VHDL and C/C++ code for processors) Andy D. Pimentel IPA Lentedagen, 22 April,
25 Application KPNgen System-Level Specification Platform Spec in XML Mapping Spec in XML KPN in XML Library of IP cores ESPAM RTL-Level Specification Platform topology description IP cores in VHDL C/C++ code for processors Auxiliary files Xilinx Platform Studio (XPS) Tool Gate-Level Specification Program code Processor 1 Program code Processor 3 Program code Processor 2 VirtexII-Pro FPGA Andy D. Pimentel IPA Lentedagen, 22 April,
26 Library of parameterized components: Processing Components: PowerPC (PPC), MicroBlaze (µb), or dedicated HW IP blocks Memory Components: Program/Data Memory (MEM) Random access Communication Memory (CM) FIFO access Communication Components: Point-to-point network Crossbar switch Shared bus with Round-Robin, Fixed Priority, or TDMA arbitration Communication Controller (CC) interface between processing, memory, and communication components MEM PPC 1 PPC n MEM CM CC CC CM Communication Component CM CC CC CM MEM µb 1 µb m MEM Many alternative platforms can be easily constructed by instantiating different type/ number of components and setting their parameters Andy D. Pimentel IPA Lentedagen, 22 April,
27 Takes relatively short amount of time: A multiprocessor system with 8 processors KPN Derivation System-level to RTL Conversion Physical Implementation KPNgen 00:00: ESPAM tool -- 00:00:24 -- XPS tool :09:00 Manual Manipulation 00:30:00 00:10:00 -- Total Time 02:49:46 Simple exploration of the performance of alternative MP-SoCs is feasible even at implementation level in several hours The accuracy is 100% Andy D. Pimentel IPA Lentedagen, 22 April,
28 Model refinement techniques Design space pruning techniques System-level power models Multi-application system design Introducing the notion of workload scenarios Adaptive and dynamic systems applications, mappings and architectures DSE support framework Experimental support + analysis support (visualization) Relaxing input constraints of tools. Andy D. Pimentel IPA Lentedagen, 22 April,
29 Background MP-SoC design The Daedalus design-flow Automatic parallelization of (streaming) applications System-level modeling and simulation for DSE System-level synthesis in a plug-and-play fashion How all tools fit together A JPEG case study Conclusions Andy D. Pimentel IPA Lentedagen, 22 April,
30 Image processing solutions for customers that build Medical appliances Very high resolution images Industrial process monitoring Very high frame rate Chess B.V. deployed Daedalus Still image JPEG compression system Very fast evaluation (exploration and implementation) of alternative systems (MP-SoCs) Trade-off between Cost, Design time, Performance, etc. Andy D. Pimentel IPA Lentedagen, 22 April,
31 Tile DCT1 JPEG 1 Tile... Q1 KPN... Tile Vin DCT2 Q2 VLE Vout.jpg IMAGE Tile DCT8... Q8... JPEG 1 Tile JPEG 1 Tile... Tile = 128 MacroBlocks Packet of bytes Compressed byte sequence for Tile MacroBlock = 2Yblocks + 1Ublock + 1Vblock Yblock = 64 pixels, Ublock = 64 pixels, Vblock = 64 pixels, Andy D. Pimentel IPA Lentedagen, 22 April,
32 MP-SoCs consist of MicroBlaze softcores and/or dedicated HW components Point-to-point connections IP component library contains High-level HW component model for all tasks (Sesame) RTL HW model only for DCT task (ESPAM) MP-SoC implementations on FPGA are constrained by the on-chip memory (288KB) Andy D. Pimentel IPA Lentedagen, 22 April,
33 Single JPEG encoder DSE: Andy D. Pimentel IPA Lentedagen, 22 April,
34 Architecture instances for a single-tile JPEG encoder: 16KB Vin,DCT 2KB 32KB Q,VLE,Vout 32KB Vin,Q,VLE,Vout 4KB DCT 2 MicroBlaze processors (50KB) 1 MicroBlaze, 1HW DCT (36KB) 8KB Vin DCT, Q DCT, Q 4x2KB 32KB VLE, Vout 2KB Vin 8KB DCT 2KB Q 8KB 32KB 2KB VLE, Vout 4x2KB DCT, Q DCT, Q 4x16KB 2KB DCT 2KB 8KB Q 2KB 6 MicroBlaze processors (120KB) 4 MicroBlazes, 2HW DCT (68KB) Andy D. Pimentel IPA Lentedagen, 22 April,
35 Multi JPEG encoder MP-SoCs: Andy D. Pimentel IPA Lentedagen, 22 April,
36 JPEG case study, homogeneous systems (32 tiles): 7x 7x 4x 2x 7.4x 8x 8.4x 3x 3x 2x 4x 2x 9.7x 10.3x 1x 2x Andy D. Pimentel IPA Lentedagen, 22 April,
37 JPEG case study, heterogeneous systems (32 tiles): 3.8x DCT DCT DCT 8x 15.2x 15.2x 15.9x 17.7x 19.7x DCT DCT DCT 2x DCT 3x 3x DCT DCT DCT 4x DCT 3x 1x DCT 2x DCT DCT DCT Andy D. Pimentel IPA Lentedagen, 22 April,
38 We performed the DSE study ( 5% error) and the implementation of 25 MP-SoC JPEG encoder variations on an FPGA in only 5 days! Combining data and task parallelism: 24 cores, 19.7x speed-up, 288KB memory Andy D. Pimentel IPA Lentedagen, 22 April,
39 39
40 Daedalus : historical figure from Greek mythology Means cunning worker He was an innovator in many arts Daedalus was the father of Icarus Analogy: It s new, disruptive technology But there are still limitations Don t fall into the sea! Andy D. Pimentel IPA Lentedagen, 22 April,
41 Merits of the Daedalus design-flow: Automated parallelization of media/streaming applications into parallel specifications (KPNs) Automated synthesis of MP-SoC platforms at system level, in a plug-and-play fashion Automated mapping of parallel application specifications onto MP-SoC platform Steering by means of efficient system-level design space exploration All of this in a matter of hours Andy D. Pimentel IPA Lentedagen, 22 April,
42 Mark Thompson Cagkan Erbas Simon Polstra Toktam Taghavi Peter van Stralen Stanley Jaddoe Joseph Coffland Berry van Halderen The 2006 trainees Ed Deprettere Bart Kienhuis Todor Stefanov Hristo Nikolov Paul Lieverse Sven Verdoolaege" Kai Huang" Ji Gu " Wei Zhong" Ying Tao Andy D. Pimentel IPA Lentedagen, 22 April,
43 For more information: or " 43
UvA-DARE (Digital Academic Repository)
UvA-DARE (Digital Academic Repository) Daedalus: Toward composable multimedia MP-SoC design Nikolov, H.; Thompson, M.; Stefanov, T.; Pimentel, A.D.; Polstra, S.; Bose, R.; Zissulescu, C.; Deprettere, E.
More informationMapping of Applications to Multi-Processor Systems
Mapping of Applications to Multi-Processor Systems Peter Marwedel TU Dortmund, Informatik 12 Germany Marwedel, 2003 Graphics: Alexandra Nolte, Gesine 2011 年 12 月 09 日 These slides use Microsoft clip arts.
More informationEFFICIENT AUTOMATED SYNTHESIS, PROGRAMING, AND IMPLEMENTATION OF MULTI-PROCESSOR PLATFORMS ON FPGA CHIPS. Hristo Nikolov Todor Stefanov Ed Deprettere
EFFICIENT AUTOMATED SYNTHESIS, PROGRAMING, AND IMPLEMENTATION OF MULTI-PROCESSOR PLATFORMS ON FPGA CHIPS Hristo Nikolov Todor Stefanov Ed Deprettere Leiden Embedded Research Center Leiden Institute of
More informationMapping of Applications to Multi-Processor Systems
Springer, 2010 Mapping of Applications to Multi-Processor Systems Peter Marwedel TU Dortmund, Informatik 12 Germany 2014 年 01 月 17 日 These slides use Microsoft clip arts. Microsoft copyright restrictions
More informationMOORE S law predicts the exponential growth over time
542 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 27, NO. 3, MARCH 2008 Systematic and Automated Multiprocessor System Design, Programming, and Implementation Hristo
More informationSystem-Level Design Space Exploration of Dynamic Reconfigurable Architectures
System-Level Design Space Exploration of Dynamic Reconfigurable Architectures Kamana Sigdel 1,MarkThompson 2, Andy D. Pimentel 2, Todor Stefanov 1, and Koen Bertels 1 1 Computer Engineering, EEMCS, Delft
More informationIN order to increase design productivity, raising the level
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS 1 Electronic System-Level Synthesis Methodologies Andreas Gerstlauer, Member, IEEE, Christian Haubelt, Member, IEEE, Andy D.
More informationMulti-processor System Design with ESPAM
Multi-processor System Design with ESPM Hristo Nikolov Todor Stefanov Ed Deprettere Leiden Institute of dvanced omputer Science Leiden University, The Netherlands {nikolov,stefanov,edd@liacs.nl STRT For
More informationA Multiobjective Optimization Model for Exploring Multiprocessor Mappings of Process Networks
A Multiobjective Optimization Model for Exploring Multiprocessor Mappings of Process Networks Cagkan Erbas Dept. of Computer Science University of Amsterdam Kruislaan 43, 198 SJ Amsterdam, The Netherlands
More informationSystem-level design space exploration of dynamic reconfigurable architectures Sigdel, K.; Thompson, M.; Pimentel, A.D.; Stefanov, T.; Bertels, K.
UvA-DARE (Digital Academic Repository) System-level design space exploration of dynamic reconfigurable architectures Sigdel, K.; Thompson, M.; Pimentel, A.D.; Stefanov, T.; Bertels, K. Published in: Lecture
More informationA Mixed-level Co-simulation Method for System-level Design Space Exploration
A Mixed-level Co-simulation Method for System-level Design Space Exploration Mark Thompson Andy D. Pimentel Simon Polstra Cagkan Erbas Informatics Institute, University of Amsterdam Email: {mthompsn,andy,spolstra,cagkan}@science.uva.nl
More informationESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer)
ESE Back End 2.0 D. Gajski, S. Abdi (with contributions from H. Cho, D. Shin, A. Gerstlauer) Center for Embedded Computer Systems University of California, Irvine http://www.cecs.uci.edu 1 Technology advantages
More informationFPGA-Based Rapid Prototyping of Digital Signal Processing Systems
FPGA-Based Rapid Prototyping of Digital Signal Processing Systems Kevin Banovic, Mohammed A. S. Khalid, and Esam Abdel-Raheem Presented By Kevin Banovic July 29, 2005 To be presented at the 48 th Midwest
More informationMULTI-PROCESSOR SYSTEM-LEVEL SYNTHESIS FOR MULTIPLE APPLICATIONS ON PLATFORM FPGA
MULTI-PROCESSOR SYSTEM-LEVEL SYNTHESIS FOR MULTIPLE APPLICATIONS ON PLATFORM FPGA Akash Kumar,, Shakith Fernando, Yajun Ha, Bart Mesman and Henk Corporaal Eindhoven University of Technology, Eindhoven,
More informationThe Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006
The Use Of Virtual Platforms In MP-SoC Design Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 1 MPSoC Is MP SoC design happening? Why? Consumer Electronics Complexity Cost of ASIC Increased SW Content
More informationCo-synthesis and Accelerator based Embedded System Design
Co-synthesis and Accelerator based Embedded System Design COE838: Embedded Computer System http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer
More informationTowards an ESL Design Framework for Adaptive and Fault-tolerant MPSoCs: MADNESS or not?
Towards an ESL Design Framework for Adaptive and Fault-tolerant MPSoCs: MADNESS or not? Emanuele Cannella, Lorenzo Di Gregorio, Leandro Fiorin, Menno Lindwer, Paolo Meloni, Olaf Neugebauer, and Andy Pimentel
More informationWindowed FIFOs for FPGA-based Multiprocessor Systems
Windowed FIFOs for FPGA-based Multiprocessor Systems Kai Huang David Grünert Lothar Thiele khuang@tik.ee.ethz.ch davidgr@ee.ethz.ch thiele@tik.ee.ethz.ch Swiss Federal Institute of Technology Zurich Computer
More informationEvaluation of Runtime Task Mapping Heuristics with rsesame - A Case Study
Evaluation of Runtime Task Mapping Heuristics with rsesame - A Case Study Kamana Sigdel Mark Thompson Carlo Galuzzi Andy D. Pimentel Koen Bertels Computer Engineering Laboratory EEMCS, Delft University
More informationFCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow
FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow Abstract: High-level synthesis (HLS) of data-parallel input languages, such as the Compute Unified Device Architecture
More informationSystem-on-Chip Architecture for Mobile Applications. Sabyasachi Dey
System-on-Chip Architecture for Mobile Applications Sabyasachi Dey Email: sabyasachi.dey@gmail.com Agenda What is Mobile Application Platform Challenges Key Architecture Focus Areas Conclusion Mobile Revolution
More informationTowards Multi-application Workload Modeling in Sesame for System-Level Design Space Exploration
Towards Multi-application Workload Modeling in Sesame for System-Level Design Space Exploration Mark Thompson and Andy D. Pimentel Computer Systems Architecture group, Informatics Institute University
More informationA Methodology for Automated Design of Hard-Real-Time Embedded Streaming Systems
A Methodology for Automated Design of Hard-Real-Time Embedded Streaming Systems Mohamed A. Bamakhrama, Jiali Teddy Zhai, Hristo Nikolov and Todor Stefanov Leiden Institute of Advanced Computer Science
More informationHandbook of Hardware/Software Codesign Soonhoi Ha and Jürgen Teich
Handbook of Hardware/Software Codesign Soonhoi Ha and Jürgen Teich v Contents 9 Scenario-based Design Space Exploration... 1 Andy Pimentel and Peter van Stralen 9.1 Introduction... 9. Application Dynamism...
More informationSimulation and Exploration of LAURA Processor Architectures with SystemC
Simulation and Exploration of LAURA Processor Architectures with SystemC M.Sc. thesis of Feraaz Imami July 9, 2009 Leiden Institute of Advanced Computer Science Leiden University Supervisor: Second reader:
More informationDistributed Operation Layer Integrated SW Design Flow for Mapping Streaming Applications to MPSoC
Distributed Operation Layer Integrated SW Design Flow for Mapping Streaming Applications to MPSoC Iuliana Bacivarov, Wolfgang Haid, Kai Huang, and Lothar Thiele ETH Zürich MPSoCs are Hard to program (
More informationHardware/Software Co-design
Hardware/Software Co-design Zebo Peng, Department of Computer and Information Science (IDA) Linköping University Course page: http://www.ida.liu.se/~petel/codesign/ 1 of 52 Lecture 1/2: Outline : an Introduction
More informationScenario-based Design Space Exploration
Andy D. Pimentel and Peter van Stralen Abstract Modern embedded systems are becoming increasingly multifunctional and, as a consequence, they more and more have to deal with dynamic application workloads.
More informationCover Page. The following handle holds various files of this Leiden University dissertation:
Cover Page The following handle holds various files of this Leiden University dissertation: http://hdl.handle.net/1887/59459 Author: Spasic, J. Title: Improved hard real-time scheduling and transformations
More informationScenario-Based Design Space Exploration of MPSoCs
Scenario-Based Design Space Exploration of MPSoCs Peter van Stralen and Andy Pimentel Computer System Architecture Group Informatics Institute, University of Amsterdam {p.vanstralen,a.d.pimentel}@uva.nl
More informationModeling and Simulation of System-on. Platorms. Politecnico di Milano. Donatella Sciuto. Piazza Leonardo da Vinci 32, 20131, Milano
Modeling and Simulation of System-on on-chip Platorms Donatella Sciuto 10/01/2007 Politecnico di Milano Dipartimento di Elettronica e Informazione Piazza Leonardo da Vinci 32, 20131, Milano Key SoC Market
More informationHardware-Software Codesign
Hardware-Software Codesign 8. Performance Estimation Lothar Thiele 8-1 System Design specification system synthesis estimation -compilation intellectual prop. code instruction set HW-synthesis intellectual
More informationPilot: A Platform-based HW/SW Synthesis System
Pilot: A Platform-based HW/SW Synthesis System SOC Group, VLSI CAD Lab, UCLA Led by Jason Cong Zhong Chen, Yiping Fan, Xun Yang, Zhiru Zhang ICSOC Workshop, Beijing August 20, 2002 Outline Overview The
More informationLong Term Trends for Embedded System Design
Long Term Trends for Embedded System Design Ahmed Amine JERRAYA Laboratoire TIMA, 46 Avenue Félix Viallet, 38031 Grenoble CEDEX, France Email: Ahmed.Jerraya@imag.fr Abstract. An embedded system is an application
More informationModel-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany
Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany 2013 The MathWorks, Inc. 1 Agenda Model-Based Design of embedded Systems Software Implementation
More informationEasy Multicore Programming using MAPS
Easy Multicore Programming using MAPS Jeronimo Castrillon, Maximilian Odendahl Multicore Challenge Conference 2012 September 24 th, 2012 Institute for Communication Technologies and Embedded Systems Outline
More informationCodesign Framework. Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available in their web.
Codesign Framework Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available in their web. Embedded Processor Types General Purpose Expensive, requires
More informationSystem Level Design with IBM PowerPC Models
September 2005 System Level Design with IBM PowerPC Models A view of system level design SLE-m3 The System-Level Challenges Verification escapes cost design success There is a 45% chance of committing
More informationDOTTORATO DI RICERCA
Università degli Studi di Cagliari DOTTORATO DI RICERCA INGEGNERIA ELETTRONICA ED INFORMATICA Ciclo XXV Integrated support for Adaptivity and Fault-tolerance in MPSoCs Settore scientifico disciplinare
More informationUniversiteit Leiden Opleiding Informatica
Universiteit Leiden Opleiding Informatica Exploring scheduling alternatives for a Computer Vision application on embedded MPSoCs Name: Bart van Strien Studentnr: 1110527 Date: 26/01/2015 1st supervisor:
More informationFPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC)
FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC) D.Udhayasheela, pg student [Communication system],dept.ofece,,as-salam engineering and technology, N.MageshwariAssistant Professor
More informationParameterized System Design
Parameterized System Design Tony D. Givargis, Frank Vahid Department of Computer Science and Engineering University of California, Riverside, CA 92521 {givargis,vahid}@cs.ucr.edu Abstract Continued growth
More informationNGUYEN KHAC HIEU REVIEW OF SYSTEM DESIGN FRAMEWORKS. Master of Science thesis
NGUYEN KHAC HIEU REVIEW OF SYSTEM DESIGN FRAMEWORKS Master of Science thesis Examiner: Prof. Timo D. Hämäläinen Examiner and topic approved by the Faculty Council of the Faculty of Computing and Electrical
More informationEE382V: System-on-a-Chip (SoC) Design
EE382V: System-on-a-Chip (SoC) Design Lecture 8 HW/SW Co-Design Sources: Prof. Margarida Jacome, UT Austin Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu
More informationLaura: Leiden Architecture Research and Exploration Tool
Laura: Leiden Architecture Research and Exploration Tool Claudiu Zissulescu, Todor Stefanov, Bart Kienhuis, Ed Deprettere Leiden Embbeded Research Center, Leiden Institute of Advanced Computer Science
More informationHW/SW Co-design. Design of Embedded Systems Jaap Hofstede Version 3, September 1999
HW/SW Co-design Design of Embedded Systems Jaap Hofstede Version 3, September 1999 Embedded system Embedded Systems is a computer system (combination of hardware and software) is part of a larger system
More informationCover Page. The handle holds various files of this Leiden University dissertation
Cover Page The handle http://hdl.handle.net/1887/32963 holds various files of this Leiden University dissertation Author: Zhai, Jiali Teddy Title: Adaptive streaming applications : analysis and implementation
More informationHardware Software Co-design and SoC. Neeraj Goel IIT Delhi
Hardware Software Co-design and SoC Neeraj Goel IIT Delhi Introduction What is hardware software co-design Some part of application in hardware and some part in software Mpeg2 decoder example Prediction
More informationA Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Networks-on
A Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Networks-on on-chip Donghyun Kim, Kangmin Lee, Se-joong Lee and Hoi-Jun Yoo Semiconductor System Laboratory, Dept. of EECS, Korea Advanced
More informationHardware Software Codesign of Embedded Systems
Hardware Software Codesign of Embedded Systems Rabi Mahapatra Texas A&M University Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on Codesign of Embedded System
More informationCHAPTER 6 FPGA IMPLEMENTATION OF ARBITERS ALGORITHM FOR NETWORK-ON-CHIP
133 CHAPTER 6 FPGA IMPLEMENTATION OF ARBITERS ALGORITHM FOR NETWORK-ON-CHIP 6.1 INTRODUCTION As the era of a billion transistors on a one chip approaches, a lot of Processing Elements (PEs) could be located
More informationPlatform-based Design
Platform-based Design The New System Design Paradigm IEEE1394 Software Content CPU Core DSP Core Glue Logic Memory Hardware BlueTooth I/O Block-Based Design Memory Orthogonalization of concerns: the separation
More informationDIGITAL VS. ANALOG SIGNAL PROCESSING Digital signal processing (DSP) characterized by: OUTLINE APPLICATIONS OF DIGITAL SIGNAL PROCESSING
1 DSP applications DSP platforms The synthesis problem Models of computation OUTLINE 2 DIGITAL VS. ANALOG SIGNAL PROCESSING Digital signal processing (DSP) characterized by: Time-discrete representation
More informationPart 2: Principles for a System-Level Design Methodology
Part 2: Principles for a System-Level Design Methodology Separation of Concerns: Function versus Architecture Platform-based Design 1 Design Effort vs. System Design Value Function Level of Abstraction
More informationECE 459/559 Secure & Trustworthy Computer Hardware Design
ECE 459/559 Secure & Trustworthy Computer Hardware Design VLSI Design Basics Garrett S. Rose Spring 2016 Recap Brief overview of VHDL Behavioral VHDL Structural VHDL Simple examples with VHDL Some VHDL
More informationNetSpeed ORION: A New Approach to Design On-chip Interconnects. August 26 th, 2013
NetSpeed ORION: A New Approach to Design On-chip Interconnects August 26 th, 2013 INTERCONNECTS BECOMING INCREASINGLY IMPORTANT Growing number of IP cores Average SoCs today have 100+ IPs Mixing and matching
More informationHardware-Software Codesign. 1. Introduction
Hardware-Software Codesign 1. Introduction Lothar Thiele 1-1 Contents What is an Embedded System? Levels of Abstraction in Electronic System Design Typical Design Flow of Hardware-Software Systems 1-2
More informationDesign and Implementation of Low Complexity Router for 2D Mesh Topology using FPGA
Design and Implementation of Low Complexity Router for 2D Mesh Topology using FPGA Maheswari Murali * and Seetharaman Gopalakrishnan # * Assistant professor, J. J. College of Engineering and Technology,
More informationDesign Methodologies
Design Methodologies 1981 1983 1985 1987 1989 1991 1993 1995 1997 1999 2001 2003 2005 2007 2009 Complexity Productivity (K) Trans./Staff - Mo. Productivity Trends Logic Transistor per Chip (M) 10,000 0.1
More informationDesign Methodologies. Kai Huang
Design Methodologies Kai Huang News Is that real? In such a thermally constrained environment, going quad-core only makes sense if you can properly power gate/turbo up when some cores are idle. I have
More informationExtensions of Daedalus Todor Stefanov
Extensions of Daedalus Todor Stefanov Leiden Embedded Research Center, Leiden Institute of Advanced Computer Science Leiden University, The Netherlands Overview of Extensions in Daedalus DSE limited to
More informationCo-Design and Co-Verification using a Synchronous Language. Satnam Singh Xilinx Research Labs
Co-Design and Co-Verification using a Synchronous Language Satnam Singh Xilinx Research Labs Virtex-II PRO Device Array Size Logic Gates PPCs GBIOs BRAMs 2VP2 16 x 22 38K 0 4 12 2VP4 40 x 22 81K 1 4
More informationA Software Framework for Efficient System-level Performance Evaluation of Embedded Systems
A Software Framework for Efficient System-level Performance Evaluation of Embedded Systems Joseph E. Coffland Andy D. Pimentel Dept. of Computer Science University of Amsterdam Kruislaan 403, 1098 SJ,
More informationThe S6000 Family of Processors
The S6000 Family of Processors Today s Design Challenges The advent of software configurable processors In recent years, the widespread adoption of digital technologies has revolutionized the way in which
More informationHardware Design and Simulation for Verification
Hardware Design and Simulation for Verification by N. Bombieri, F. Fummi, and G. Pravadelli Universit`a di Verona, Italy (in M. Bernardo and A. Cimatti Eds., Formal Methods for Hardware Verification, Lecture
More informationOn-Chip Communications
On-Chip Communications Somayyeh Koohi Department of Computer Engineering Sharif University of Technology 1 Introduction Adapted with modifications from lecture notes prepared by S.Pasricha and N.Dutt Outline
More informationIncreasing pipelined IP core utilization in Process Networks using Exploration
Increasing pipelined IP core utilization in Process Networks using Exploration Claudiu Zissulescu, Bart Kienhuis, Ed Deprettere Leiden Embedded Research Center, Leiden Institute of Advanced Computer Science
More informationMapping Multi-Million Gate SoCs on FPGAs: Industrial Methodology and Experience
Mapping Multi-Million Gate SoCs on FPGAs: Industrial Methodology and Experience H. Krupnova CMG/FMVG, ST Microelectronics Grenoble, France Helena.Krupnova@st.com Abstract Today, having a fast hardware
More informationHardware-Software Codesign. 1. Introduction
Hardware-Software Codesign 1. Introduction Lothar Thiele 1-1 Contents What is an Embedded System? Levels of Abstraction in Electronic System Design Typical Design Flow of Hardware-Software Systems 1-2
More informationMapping Array Communication onto FIFO Communication - Towards an Implementation
Mapping Array Communication onto Communication - Towards an Implementation Jeffrey Kang Albert van der Werf Paul Lippens Philips Research Laboratories Prof. Holstlaan 4, 5656 AA Eindhoven, The Netherlands
More informationHardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team
Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team 2015 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top down Workflow for SoC
More informationCombined System Synthesis and Communication Architecture Exploration for MPSoCs
This is the author s version of the work. The definitive work was published in Proceedings of Design, Automation and Test in Europe (DATE 2009), pp. 472-477, 2009. The work is supported in part by the
More informationEEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools
EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda Introduction
More informationDistributed Operation Layer
Distributed Operation Layer Iuliana Bacivarov, Wolfgang Haid, Kai Huang, and Lothar Thiele ETH Zürich Outline Distributed Operation Layer Overview Specification Application Architecture Mapping Design
More informationModelling, Analysis and Scheduling with Dataflow Models
technische universiteit eindhoven Modelling, Analysis and Scheduling with Dataflow Models Marc Geilen, Bart Theelen, Twan Basten, Sander Stuijk, AmirHossein Ghamarian, Jeroen Voeten Eindhoven University
More informationECE 111 ECE 111. Advanced Digital Design. Advanced Digital Design Winter, Sujit Dey. Sujit Dey. ECE Department UC San Diego
Advanced Digital Winter, 2009 ECE Department UC San Diego dey@ece.ucsd.edu http://esdat.ucsd.edu Winter 2009 Advanced Digital Objective: of a hardware-software embedded system using advanced design methodologies
More informationIntegrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC
Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC 2012 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top
More informationFPGA: What? Why? Marco D. Santambrogio
FPGA: What? Why? Marco D. Santambrogio marco.santambrogio@polimi.it 2 Reconfigurable Hardware Reconfigurable computing is intended to fill the gap between hardware and software, achieving potentially much
More informationSystem Planning Overcoming Gap Between Design at Electronic System Level (ESL) and Implementation
System Planning Overcoming Gap Between Design at Electronic System Level (ESL) and Implementation Horst Salzwedel, TU Ilmenau Presented at EDACentrum Workshop: System Planning Hannover, 30 November 2006
More informationEmbedded Systems: Hardware Components (part I) Todor Stefanov
Embedded Systems: Hardware Components (part I) Todor Stefanov Leiden Embedded Research Center Leiden Institute of Advanced Computer Science Leiden University, The Netherlands Outline Generic Embedded System
More informationReconOS: An RTOS Supporting Hardware and Software Threads
ReconOS: An RTOS Supporting Hardware and Software Threads Enno Lübbers and Marco Platzner Computer Engineering Group University of Paderborn marco.platzner@computer.org Overview the ReconOS project programming
More informationEEL 4783: Hardware/Software Co-design with FPGAs
EEL 4783: Hardware/Software Co-design with FPGAs Lecture 5: Digital Camera: Software Implementation* Prof. Mingjie Lin * Some slides based on ISU CPrE 588 1 Design Determine system s architecture Processors
More informationDigital Systems Design. System on a Programmable Chip
Digital Systems Design Introduction to System on a Programmable Chip Dr. D. J. Jackson Lecture 11-1 System on a Programmable Chip Generally involves utilization of a large FPGA Large number of logic elements
More informationA Flexible Modeling and Simulation Framework for Design Space Exploration
A Flexible Modeling and Simulation Framework for Design Space Camille Jalier, Gilles Sassatelli, D. Lattard To cite this version: Camille Jalier, Gilles Sassatelli, D. Lattard. A Flexible Modeling and
More informationRapid Evaluation of Instantiations of Embedded Systems Architectures: a Case Study
1 Rapid Evaluation of nstantiations of Embedded ystems Architectures: a Case tudy Frank Terpstra imon olstra Andy imentel Bob Hertzberger Department of Computer cience University of Amsterdam Kruislaan
More informationTrend in microelectronics The design process and tasks Different design paradigms Basic terminology The test problems
Electronics Systems Trend in microelectronics The design process and tasks Different design paradigms Basic terminology The test problems The Technological Trend # of trans. 100M 75M 50M Moore s Law (#
More informationDesign Process. Design : specify and enter the design intent. Verify: Implement: verify the correctness of design and implementation
Design Verification 1 Design Process Design : specify and enter the design intent Verify: verify the correctness of design and implementation Implement: refine the design through all phases Kurt Keutzer
More informationExtending TASTE through integration with Space Studio
Extending TASTE through integration with Space Studio Guy Bois, Laurent Moss - Space Codesign Systems Marc Pollina, Yan Leclerc - M3 Systems www.spacecodesign.com Outline 1) Overview of the Space Studio
More informationMulti-level Design Methodology using SystemC and VHDL for JPEG Encoder
THE INSTITUTE OF ELECTRONICS, IEICE ICDV 2011 INFORMATION AND COMMUNICATION ENGINEERS Multi-level Design Methodology using SystemC and VHDL for JPEG Encoder Duy-Hieu Bui, Xuan-Tu Tran SIS Laboratory, University
More informationRapid-Prototyping Emulation System using a SystemC Control System Environment and Reconfigurable Multimedia Hardware Development Platform
Rapid-Prototyping Emulation System using a SystemC System Environment and Reconfigurable Multimedia Development Platform DAVE CARROLL, RICHARD GALLERY School of Informatics and Engineering, Institute of
More informationNASA: A Generic Infrastructure for System-level MP-SoC Design Space Exploration
NASA: A Generic Infrastructure for System-level MP-SoC Design Space Exploration Zai Jian Jia 1, Andy D. Pimentel 2, Mark Thompson 2, Tomás Bautista 1 and Antonio Núñez 1 1 Research Institute for Applied
More informationPower Aware Architecture Design for Multicore SoCs
Power Aware Architecture Design for Multicore SoCs EDPS Monterey Patrick Sheridan Synopsys Virtual Prototyping April 2015 Low Power SoC Design Multi-disciplinary system problem Must manage energy consumption
More informationSOFTWARE DRIVES HARDWARE, LESSONS LEARNED AND FUTURE DIRECTIONS
SOFTWARE DRIVES HARDWARE, LESSONS LEARNED AND FUTURE DIRECTIONS Rob Oshana Vice President, Software Engineering, R&D NXP Semiconductors Microcontroller and Microprocessors PUBLIC USE Key messages Software
More informationThe Artemis Workbench for System-level Performance Evaluation of Embedded Systems
The Artemis Workbench for System-level Performance Evaluation of Embedded Systems Andy D. Pimentel, Member, IEEE Computer Society Abstract In this article, we present an overview of the Artemis workbench,
More informationA Unified HW/SW Interface Model to Remove Discontinuities between HW and SW Design
A Unified HW/SW Interface Model to Remove Discontinuities between HW and SW Design Ahmed Amine JERRAYA EPFL November 2005 TIMA Laboratory 46 Avenue Felix Viallet 38031 Grenoble CEDEX, France Email: Ahmed.Jerraya@imag.fr
More informationIntroduction. Definition. What is an embedded system? What are embedded systems? Challenges in embedded computing system design. Design methodologies.
Introduction What are embedded systems? Challenges in embedded computing system design. Design methodologies. What is an embedded system? Communication Avionics Automobile Consumer Electronics Office Equipment
More informationApplications of scenarios in early embedded system design space exploration van Stralen, P.
UvA-DARE (Digital Academic Repository) Applications of scenarios in early embedded system design space exploration van Stralen, P. Link to publication Citation for published version (APA): van Stralen,
More informationEmbedded Systems: Projects
December 2015 Embedded Systems: Projects Davide Zoni PhD email: davide.zoni@polimi.it webpage: home.dei.polimi.it/zoni Research Activities Interconnect: bus, NoC Simulation (component design, evaluation)
More informationTowards a Dynamically Reconfigurable System-on-Chip Platform for Video Signal Processing
Towards a Dynamically Reconfigurable System-on-Chip Platform for Video Signal Processing Walter Stechele, Stephan Herrmann, Andreas Herkersdorf Technische Universität München 80290 München Germany Walter.Stechele@ei.tum.de
More informationA Lost Cycles Analysis for Performance Prediction using High-Level Synthesis
A Lost Cycles Analysis for Performance Prediction using High-Level Synthesis Bruno da Silva, Jan Lemeire, An Braeken, and Abdellah Touhafi Vrije Universiteit Brussel (VUB), INDI and ETRO department, Brussels,
More information