CAN Send and Receive with Hardware Timestamping

Size: px
Start display at page:

Download "CAN Send and Receive with Hardware Timestamping"

Transcription

1 CAN Send and Receive with Hardware Timestamping esd electronic system design gmbh 1

2 Outline Motivation Timestamps Timestamped TX Use Cases Summary 2 Oxfordian Kissuth - Eigenes Werk, CC BY-SA 3.0,

3 Motivation Hardware based timestamps in CAN controllers Best properties of timestamps Use cases in higher level protocols 3

4 Timestamp Capturing Software E.g. Interrupt service routine High resolution counter of the host CPU Depending on the reaction time of the host system Hardware FPGA/ASIC based High accuracy 4

5 Timestamp Frequency Shortest distance of CAN Frames 47 µs Minimum timestamp frequency of 21.3 khz Map every CAN event in correct order Minimum timestamp frequency of 1 MHz Time quantum is the smallest unit in CAN Minimum timestamp frequency: CAN controller frequency 5

6 Timestamp Width 16 bit timestamp wraps every 0.82 ms 32 bit timestamp wraps every 53.7 s 64 bit timestamp wraps every 7312 years Recalculation in absolute time 64 bit timestamps require more logic and memory 6

7 Timestamp Sources External source e.g. IRIG-B CAN-Bus Node 1 Node 2 Node n IRIG-B IRIG-B Generator 7

8 Timestamp Properties Timestamp frequency equal CAN controller frequency 64 bit timestamp width Possibility of external timestamp sources Optional capture at Start of Frame 8

9 Timestamped TX TX-FIFO with sending time Approximate real-time behaviour on nonreal-time operating systems Accuracy of one bit time 9

10 Arbiter CAN Controller CAN-Bus Timestamped TX Structure of the Timestamped TX concept User Application CAN Driver CAN Hardware cansend TX Queue CAN Core in FPGA TX FIFO cansendt TX-TS Queue CM Sn CM S3 CM S2 CM S1 CM Tx... CM TF... CM t3 CM tm CM t2 CM t1 TX-TS FIFO t m t 3 t 2 t 1 TX-TS Window CM tm CM t3 CM t2 CM t1 1. Stage 2. Stage 3. Stage 10

11 Timestamped TX: Example Frames from TX-TS FIFO will be send as soon as possible to the next bit time Frames will be aborted after a configured timeout Fully compliant with ISO CM S1 t D CM t1 t 11 t 1 t A CM S2 CM S3 t A t 2 t 3 t A CM t2 CM t3 t A CM CM tm CM S4 Sn... aborted t m

12 Use Cases Highly accurate CAN logging Replay exact CAN log again Residual bus simulation Precise sync generation Higher level protocols (e.g. ARINC 825) Timestamp synchronisation via CAN 12

13 Summary High precision hardware based timestamps improve the accuracy in areas where CAN is used Hardware timestamps result in higher accuracy compared to software timestamps Hardware based timestamps in CAN controller frequency guarantee high precision timestamp resolution 13

14 Summary Absolute time in hardware offers a variety of advantages, like: TX-FIFO with a 64 Bit timestamp which contains the sending time Approximate real-time behaviour in non-realtime operating systems Hardware support for higher level protocols 14

CAN send and receive with hardware timestamping

CAN send and receive with hardware timestamping CAN send and receive with hardware timestamping Hauke Webermann, esd electronic system design gmbh Modern CAN controllers, especially for FPGA integration, keep growing stronger and more versatile. Also

More information

AMC data sheet. PMC Module with four CAN bus Nodes ARINC825 compliant for Testing & Simulation of Avionic CAN bus Systems

AMC data sheet.   PMC Module with four CAN bus Nodes ARINC825 compliant for Testing & Simulation of Avionic CAN bus Systems data sheet PMC Module with four bus Nodes ARINC825 compliant for Testing & Simulation of Avionic bus Systems Avionics Databus Solutions product guide General Features The PCI Mezzanine Card (PMC) can work

More information

AMC data sheet. PMC Module with four CAN bus Nodes ARINC825 compliant for Testing & Simulation of Avionic CAN bus Systems

AMC data sheet.   PMC Module with four CAN bus Nodes ARINC825 compliant for Testing & Simulation of Avionic CAN bus Systems data sheet PMC Module with four bus Nodes ARINC825 compliant for Testing & Simulation of Avionic bus Systems Avionics Databus Solutions product guide General Features The PCI Mezzanine Card (PMC) can work

More information

AMC data sheet. PMC Module with four CAN bus Nodes ARINC825 compliant for Testing & Simulation of Avionic CAN bus Systems

AMC data sheet.  PMC Module with four CAN bus Nodes ARINC825 compliant for Testing & Simulation of Avionic CAN bus Systems AIM-USA PMC Module with four bus Nodes ARINC825 compliant for Testing & Simulation of Avionic bus Systems www.aim-online.com Avionics Databus Solutions data sheet product guide www.aim-online.com and IRIG-B

More information

ACC, a Next Generation CAN Controller

ACC, a Next Generation CAN Controller ACC, a Next Generation CAN Controller Reinhard Arlt, esd electronic system design gmbh Andreas Block, esd electronic system design gmbh Tobias Höger, esd electronic system design gmbh Most standalone CAN

More information

NET. A Hardware/Software Co-Design Approach for Ethernet Controllers to Support Time-triggered Trac in the Upcoming IEEE TSN Standards

NET. A Hardware/Software Co-Design Approach for Ethernet Controllers to Support Time-triggered Trac in the Upcoming IEEE TSN Standards NET A Hardware/Software Co-Design Approach for Ethernet Controllers to Support Time-triggered Trac in the Upcoming IEEE TSN Standards Friedrich Groÿ Till Steinbach Franz Korf Thomas C. Schmidt Bernd Schwarz

More information

AMCX429-x 4, 8, 16 or 32 Channel ARINC429 Test & Simulation Modules for PMC

AMCX429-x 4, 8, 16 or 32 Channel ARINC429 Test & Simulation Modules for PMC data sheet 4, 8, 16 or 32 Channel Test & Simulation Modules for PMC Avionics Databus Solutions product guide 4, 8, 16 or 32 Channel Test & Simulation Modules for PMC General Features The is a member of

More information

LUPO TimeStamp Module (Ver. 1.2) Hidetada Baba

LUPO TimeStamp Module (Ver. 1.2) Hidetada Baba LUPO TimeStamp Module (Ver. 1.2) Hidetada Baba November 28, 2009 1 1 General 1 General 1.1 Function This module is a CAMAC/VME LUPO module which including the functions of Time stamp, Output register and

More information

AMCX429-x 4, 8, 16 or 32 Channel ARINC429 Test & Simulation Modules for PMC

AMCX429-x 4, 8, 16 or 32 Channel ARINC429 Test & Simulation Modules for PMC data sheet 4, 8, 16 or 32 Channel Test & Simulation Modules for PMC www.aim-online.com Avionics Databus Solutions product guide 4, 8, 16 or 32 Channel Test & Simulation Modules for PMC General Features

More information

PCI-3E. PCI Interface Card Page 1 of 7. Description. Features

PCI-3E. PCI Interface Card Page 1 of 7. Description. Features Page 1 of 7 class="notice" style="color:#a82a2f;font-weight:bold">the PCI-3E does not support Windows 7 Operating System. Please see our USB4 interface product which is Windows 7 compatible. The PCI-3E

More information

Protected mode RTOS: what does it mean?

Protected mode RTOS: what does it mean? Protected mode RTOS: what does it mean? Dr. Bernhard Sputh bernhard.sputh@altreonic.com Altreonic NV Gemeentestraat 61 Bus 1 3210 Linden Belgium August 24, 2015 Dr. Bernhard Sputh (Altreonic) Protected

More information

ARINC-429/575 Interface to VME - Sy429VME-RT32

ARINC-429/575 Interface to VME - Sy429VME-RT32 ARINC-429/575 Interface to - Sy429-RT32 Summary features ARINC-429 and 575 compatible Modular Architecture Expandable to 32 Channels per card FIFO Rx & Tx data buffers Time-Stamping of Rx data Loop-Back

More information

A MONITORING CONCEPT FOR AN AUTOMOTIVE DISTRIBUTED NETWORK - THE FLEXRAY EXAMPLE

A MONITORING CONCEPT FOR AN AUTOMOTIVE DISTRIBUTED NETWORK - THE FLEXRAY EXAMPLE A MONITORING CONCEPT FOR AN AUTOMOTIVE DISTRIBUTED NETWORK - THE FLEXRAY EXAMPLE Eric Armengaud, Andreas Steininger Vienna University of Technology Embedded Computing Systems Group E182-2 Treitlstr. 3,

More information

Field Programmable Gate Array Application for Decoding IRIG-B Time Code

Field Programmable Gate Array Application for Decoding IRIG-B Time Code Field Programmable Gate Array Application for Decoding IRIG-B Time Code Item Type text; Proceedings Authors Brown, Jarrod P. Publisher International Foundation for Telemetering Journal International Telemetering

More information

AMCX1553-x Single, Dual or Quad Stream MIL-STD-1553A/B Test & Simulation Modules for PMC

AMCX1553-x Single, Dual or Quad Stream MIL-STD-1553A/B Test & Simulation Modules for PMC data sheet Single, Dual or Quad Stream A/B Test & Simulation Modules for PMC www.aim-online.com Avionics Databus Solutions product guide Single, Dual or Quad Stream A/B Test and Simulation Module for PMC

More information

Tech Spec for SDXC Host Controller

Tech Spec for SDXC Host Controller Tech Spec for SDXC Host Controller iwave Systems Technologies Pvt. Ltd. Page 1 of 16 Table of Contents 1 Introduction 4 1.1 Overview 4 1.2 Features 4 1.3 Acronyms and Abbreviations 5 2 Host Controller

More information

Positioning Controller

Positioning Controller Edition December 2008 Positioning Controller Introduction Application Note "Interpolation Position Mode" Edition December 2008 EPOS2 50/5, EPOS Module 36/2 Firmware version 2101h or higher The EPOS2 positioning

More information

Performance evaluation of Linux CAN-related system calls

Performance evaluation of Linux CAN-related system calls Performance evaluation of Linux CAN-related system calls Michal Sojka, Pavel Píša, Zdeněk Hanzálek Czech Technical University in Prague, Faculty of Electrical Engineering Email: {sojkam1,pisa,hanzalek}@fel.cvut.cz

More information

ARINC-629 Interface to PMC Sy629PMC-BPM

ARINC-629 Interface to PMC Sy629PMC-BPM ARINC-629 Interface to PMC Sy629PMC-BPM Summary features Interface compatible with 32bit PCI Local bus Specification, revision 2.1, June 1995 PCI interrupts on Module Events Single width PMC Module Uses

More information

Comp 204: Computer Systems and Their Implementation. Lecture 18: Devices

Comp 204: Computer Systems and Their Implementation. Lecture 18: Devices Comp 204: Computer Systems and Their Implementation Lecture 18: Devices 1 Today Devices Introduction Handling I/O Device handling Buffering and caching 2 Operating System An Abstract View User Command

More information

Devices. Today. Comp 104: Operating Systems Concepts. Operating System An Abstract View 05/01/2017. Devices. Devices

Devices. Today. Comp 104: Operating Systems Concepts. Operating System An Abstract View 05/01/2017. Devices. Devices Comp 104: Operating Systems Concepts Devices Today Devices Introduction Handling I/O Device handling Buffering and caching 1 2 Operating System An Abstract View User Command Interface Processor Manager

More information

AMC1553-x. data sheet. Single, Dual or Quad Stream MIL-STD-1553A/B Test and Simulation Module for PMC. Avionics Databus Solutions

AMC1553-x. data sheet.   Single, Dual or Quad Stream MIL-STD-1553A/B Test and Simulation Module for PMC. Avionics Databus Solutions data sheet Single, Dual or Quad Stream A/B Test and Simulation Module for PMC Avionics Databus Solutions product guide Single, Dual or Quad Stream A/B Test and Simulation Module for PMC General Features

More information

General purpose registers These are memory units within the CPU designed to hold temporary data.

General purpose registers These are memory units within the CPU designed to hold temporary data. Von Neumann Architecture Single processor is used Each instruction in a program follows a linear sequence of fetch decode execute cycle Program and data are held in same main memory Stored program Concept

More information

TDDD07 Real-time Systems Lecture 10: Wrapping up & Real-time operating systems

TDDD07 Real-time Systems Lecture 10: Wrapping up & Real-time operating systems TDDD07 Real-time Systems Lecture 10: Wrapping up & Real-time operating systems Simin Nadjm-Tehrani Real-time Systems Laboratory Department of Computer and Information Science Linköping Univerity 28 pages

More information

Lecture Topics. Announcements. Today: Uniprocessor Scheduling (Stallings, chapter ) Next: Advanced Scheduling (Stallings, chapter

Lecture Topics. Announcements. Today: Uniprocessor Scheduling (Stallings, chapter ) Next: Advanced Scheduling (Stallings, chapter Lecture Topics Today: Uniprocessor Scheduling (Stallings, chapter 9.1-9.3) Next: Advanced Scheduling (Stallings, chapter 10.1-10.4) 1 Announcements Self-Study Exercise #10 Project #8 (due 11/16) Project

More information

syn1588 PCIe NIC Data Sheet Oregano Systems Design & Consulting GesmbH PCI Express Ethernet Network Interface Card Revision 2.1

syn1588 PCIe NIC Data Sheet Oregano Systems Design & Consulting GesmbH PCI Express Ethernet Network Interface Card Revision 2.1 PCI Express Ethernet Network Interface Card Revision 2.1 syn1588 PCIe NIC Data Sheet Version 2.8 March 1 st 2017 Oregano Systems Design & Consulting GesmbH Franzosengraben 8, A-1030 Vienna P: +43 (676)

More information

Implementing a NTP-Based Time Service within a Distributed Middleware System

Implementing a NTP-Based Time Service within a Distributed Middleware System Implementing a NTP-Based Time Service within a Distributed Middleware System ACM International Conference on the Principles and Practice of Programming in Java (PPPJ `04) Hasan Bulut 1 Motivation Collaboration

More information

AUTOBEST: A United AUTOSAR-OS And ARINC 653 Kernel. Alexander Züpke, Marc Bommert, Daniel Lohmann

AUTOBEST: A United AUTOSAR-OS And ARINC 653 Kernel. Alexander Züpke, Marc Bommert, Daniel Lohmann AUTOBEST: A United AUTOSAR-OS And ARINC 653 Kernel Alexander Züpke, Marc Bommert, Daniel Lohmann alexander.zuepke@hs-rm.de, marc.bommert@hs-rm.de, lohmann@cs.fau.de Motivation Automotive and Avionic industry

More information

System Design Guide for Slave

System Design Guide for Slave System Design Guide for Slave Motor Business Unit Appliances Company 2012/2/15 Rev. 2 Page 1 Revision History Revision Date Change Description 1 2010/3/3 Initial Release 2 2012/2/15 P1 Changed title from

More information

ni.com Best Practices for Architecting Embedded Applications in LabVIEW

ni.com Best Practices for Architecting Embedded Applications in LabVIEW Best Practices for Architecting Embedded Applications in LabVIEW Overview of NI RIO Architecture PC Real Time Controller FPGA 2 Where to Start? 3 Requirements Before you start to design your system, you

More information

Operating System Review Part

Operating System Review Part Operating System Review Part CMSC 602 Operating Systems Ju Wang, 2003 Fall Virginia Commonwealth University Review Outline Definition Memory Management Objective Paging Scheme Virtual Memory System and

More information

UART Register Set. UART Master Controller. Tx FSM. Rx FSM XMIT FIFO RCVR. i_rx_clk o_intr. o_out1 o_txrdy_n. o_out2 o_rxdy_n i_cs0 i_cs1 i_ads_n

UART Register Set. UART Master Controller. Tx FSM. Rx FSM XMIT FIFO RCVR. i_rx_clk o_intr. o_out1 o_txrdy_n. o_out2 o_rxdy_n i_cs0 i_cs1 i_ads_n October 2012 Reference Design RD1138 Introduction The Universal Asynchronous Receiver/Transmitter (UART) performs serial-to-parallel conversion on data characters received from a peripheral device or a

More information

ROB IN Performance Measurements

ROB IN Performance Measurements ROB IN Performance Measurements I. Mandjavidze CEA Saclay, 91191 Gif-sur-Yvette CEDEX, France ROB Complex Hardware Organisation Mode of Operation ROB Complex Software Organisation Performance Measurements

More information

The Real Time Thing. What the hack is real time and what to do with it. 22C3 30. December Erwin Erkinger e.at

The Real Time Thing. What the hack is real time and what to do with it. 22C3 30. December Erwin Erkinger e.at The Real Time Thing What the hack is real time and what to do with it 22C3 30. December 2005 Erwin Erkinger vindaome@p e.at Content Part 1: Introduction the vocabulary and the concepts Part 2: Practical

More information

Each I2C master has 8-deep transmit and receive FIFOs for efficient data handling. SPI to Dual I2C Masters. Registers

Each I2C master has 8-deep transmit and receive FIFOs for efficient data handling. SPI to Dual I2C Masters. Registers February 205 Introduction Reference Design RD73 I2C and SPI are the two widely used bus protocols in today s embedded systems. The I2C bus has a minimum pin count requirement and therefore a smaller footprint

More information

AUTOBEST: A microkernel-based system (not only) for automotive applications. Marc Bommert, Alexander Züpke, Robert Kaiser.

AUTOBEST: A microkernel-based system (not only) for automotive applications. Marc Bommert, Alexander Züpke, Robert Kaiser. AUTOBEST: A microkernel-based system (not only) for automotive applications Marc Bommert, Alexander Züpke, Robert Kaiser vorname.name@hs-rm.de Outline Motivation AUTOSAR ARINC 653 AUTOBEST Architecture

More information

Adaptive algorithm for High-Performance FPGA Cores

Adaptive algorithm for High-Performance FPGA Cores 1 Adaptive algorithm for High-Performance FPGA Cores Shankar Dheeraj Konidena dheeraj@ittc.ku.edu 2 Introduction Issue Background Architecture Implementation Results Conclusion & Future work Questions

More information

I 2 C Master Control FSM. I 2 C Bus Control FSM. I 2 C Master Controller

I 2 C Master Control FSM. I 2 C Bus Control FSM. I 2 C Master Controller February 2015 Introduction Reference Design RD1139 I 2 C or Inter-Integrated Circuit is a popular serial interface protocol that is widely used in many electronic systems. The I 2 C interface is a two-wire

More information

Timing in the TTCAN Network

Timing in the TTCAN Network Timing in the Network Florian Hartwich, Bernd Müller, Thomas Führer, Robert Hugel, Robert Bosch GmbH ISO TC22/SC3/WG1/TF6 has standardised (as ISO CD 11898-4) an additional layer to the CAN protocol, Time

More information

PU : General View. From FEB S2P DSP FIFO SLINK

PU : General View. From FEB S2P DSP FIFO SLINK 1. FIFO simulation In this document you will find a simple and elegant solution concerning the data transfer between the DSP and the (Output Controller). This solution is a response to the permanent question

More information

M ICROSTAR LABORATORIES TM

M ICROSTAR LABORATORIES TM M ICROSTAR LABORATORIES TM 2265 116th Avenue N.E., Bellevue, WA 98004 Sales & Customer Support: (425) 453-2345 Finance & Administration: (425) 453-9489 Fax: (425) 453-3199 World Wide Web: http://www.mstarlabs.com/

More information

Debounced 8 8 Key-Scan Controller

Debounced 8 8 Key-Scan Controller Debounced 8 8 Key-Scan Controller Description The SN7326 is a 64 key, key-scan controller. It offloads the burden of keyboard scanning from the host processor. The SN7326 supports keypad matrix of up to

More information

Preliminary Data Sheet. ANET3910 STANAG3910/ EFEX Test & Simulation Module for Standard Ethernet

Preliminary Data Sheet. ANET3910 STANAG3910/ EFEX Test & Simulation Module for Standard Ethernet Preliminary Data Sheet ANET3910 STANAG3910/ EFEX Test & Simulation Module for Standard Ethernet General Features The ANET3910 is a member of AIM s new line of Ethernet based modules for analysing, simulating,

More information

PRODUCT OVERVIEW ISSUE 4

PRODUCT OVERVIEW ISSUE 4 THE EMBEDDED I/O COMPANY PRODUCT OVERVIEW ISSUE 4 CPU CARRIERS IP CARRIERS PMC CARRIERS COMMUNICATION USER-PROGRAMMABLE FPGA ETHERNET FIELDBUS DIGITAL I/O ANALOG I/O MEMORY MOTION CONTROL PC CARD/CARDBUS

More information

Scheduling. Scheduling. Scheduling. Scheduling Criteria. Priorities. Scheduling

Scheduling. Scheduling. Scheduling. Scheduling Criteria. Priorities. Scheduling scheduling: share CPU among processes scheduling should: be fair all processes must be similarly affected no indefinite postponement aging as a possible solution adjust priorities based on waiting time

More information

Kvaser Leaf Professional HS OBDII EAN:

Kvaser Leaf Professional HS OBDII EAN: Leaf Professional HS OBDII Leaf Professional HS OBDII EAN: 73-30130-00404-7 NOTE: The Leaf Professional HS OBDII (73-30130-00404-7) has been marked "End of Life". Existing customers are encouraged to migrate

More information

SBC-COMe FEATURES DESCRIPTION APPLICATIONS SOFTWARE. EnTegra Ltd Tel: 44(0) Web:

SBC-COMe FEATURES DESCRIPTION APPLICATIONS SOFTWARE. EnTegra Ltd Tel: 44(0) Web: A Windows /Linux Embedded Single Board Computer with XMC IO Site FEATURES Combines an industry standard COM CPU module with an XMC IO module in a compact, stand alone design Scalable CPU performance from

More information

CPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine

CPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine CPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine Features Include: 200 Mbytes per second (max) input transfer rate via the front panel connector

More information

27 March 2018 Mikael Arguedas and Morgan Quigley

27 March 2018 Mikael Arguedas and Morgan Quigley 27 March 2018 Mikael Arguedas and Morgan Quigley Separate devices: (prototypes 0-3) Unified camera: (prototypes 4-5) Unified system: (prototypes 6+) USB3 USB Host USB3 USB2 USB3 USB Host PCIe root

More information

I/O Systems (3): Clocks and Timers. CSE 2431: Introduction to Operating Systems

I/O Systems (3): Clocks and Timers. CSE 2431: Introduction to Operating Systems I/O Systems (3): Clocks and Timers CSE 2431: Introduction to Operating Systems 1 Outline Clock Hardware Clock Software Soft Timers 2 Two Types of Clocks Simple clock: tied to the 110- or 220-volt power

More information

FEATURES DESCRIPTION FEATURES

FEATURES DESCRIPTION FEATURES FEATURES Two High Speed Counters Two Pulse Train Outputs Two Pulse Width Modulation Outputs 24 Sinking or Sourcing Inputs 16 Outputs 1 RS232 Port 2 RS485 Ports Supports Modbus RTU Protocol Communicate

More information

WB_MP3DEC - Wishbone MP3 Decoder

WB_MP3DEC - Wishbone MP3 Decoder WB_MP3DEC - Wishbone MP3 Decoder Frozen Content Modified by on 13-Sep-2017 Parent article: FPGA Peripheral Components - Wishbone WB_MP3DEC - Wishbone MP3 Decoder. The Wishbone MP3 Decoder component (WB_MP3DEC)

More information

Swapping. Operating Systems I. Swapping. Motivation. Paging Implementation. Demand Paging. Active processes use more physical memory than system has

Swapping. Operating Systems I. Swapping. Motivation. Paging Implementation. Demand Paging. Active processes use more physical memory than system has Swapping Active processes use more physical memory than system has Operating Systems I Address Binding can be fixed or relocatable at runtime Swap out P P Virtual Memory OS Backing Store (Swap Space) Main

More information

VME64M VME64 MASTER CONTROLLER. Version 1.1

VME64M VME64 MASTER CONTROLLER. Version 1.1 Datasheet VME64M VME64 MASTER CONTROLLER Version 1.1 INICORE INC. 5600 Mowry School Road Suite 180 Newark, CA 94560 t: 510 445 1529 f: 510 656 0995 e: info@inicore.com www.inicore.com C O P Y R I G H T

More information

System On Chip: Design & Modelling (SOC/DAM) 1 R: Verilog RTL Design with examples.

System On Chip: Design & Modelling (SOC/DAM) 1 R: Verilog RTL Design with examples. System On Chip: Design & Modelling (SOC/DAM) Exercises Here is the first set of exercises. These are intended to cover subject groups 1-4 of the SOC/DAM syllabus (R, SC, SD, ESL). These questions are styled

More information

Micro-Research Finland Oy Välitalontie 83 C, FI Helsinki, Finland. Event Receiver (PMC-EVR) Technical Reference Contents

Micro-Research Finland Oy Välitalontie 83 C, FI Helsinki, Finland. Event Receiver (PMC-EVR) Technical Reference Contents Date: 8 September 25 Issue: Page: of 6 Author: Jukka Pietarinen Event Receiver (PMC-EVR) Technical Reference Contents Introduction...2 Functional Description...2 Timestamp Events...3 Hardware Outputs...4

More information

Using the MPC5777M MCAN Module to Exchange CAN FD Messages

Using the MPC5777M MCAN Module to Exchange CAN FD Messages Freescale Semiconductor Document Number: AN5045 Application Note Rev. 0, 11/2014 Using the MPC5777M MCAN Module to Exchange CAN FD Messages by: Graham Rice 1 Introduction A CAN network (Controller Area

More information

Motionnet Motion Card

Motionnet Motion Card Motionnet Card Selection Guide Motionnet Motion Card Bus Interface PCI PCI-M114-GL PCI-M114-GM PCI-M114-GH Secure ID CardID Switch Motionnet Ring Number of Axes Rate Pulse Output Mode Counter Rate Encoder

More information

Kvaser Eagle EAN:

Kvaser Eagle EAN: Kvaser Eagle EAN: 73-30130-00567-9 Kvaser Eagle is a powerful dual channel CAN to standard USB high-speed data logger that is capable of running user-developed scripts. As a flexible, versatile, enhanced

More information

Best Practices for Architecting Embedded Applications in LabVIEW Jacques Cilliers Applications Engineering

Best Practices for Architecting Embedded Applications in LabVIEW Jacques Cilliers Applications Engineering Best Practices for Architecting Embedded Applications in LabVIEW Jacques Cilliers Applications Engineering Overview of NI RIO Architecture PC Real Time Controller FPGA 4 Where to Start? 5 Requirements

More information

Using Time Division Multiplexing to support Real-time Networking on Ethernet

Using Time Division Multiplexing to support Real-time Networking on Ethernet Using Time Division Multiplexing to support Real-time Networking on Ethernet Hariprasad Sampathkumar 25 th January 2005 Master s Thesis Defense Committee Dr. Douglas Niehaus, Chair Dr. Jeremiah James,

More information

REAL-TIME MULTITASKING KERNEL FOR IBM-BASED MICROCOMPUTERS

REAL-TIME MULTITASKING KERNEL FOR IBM-BASED MICROCOMPUTERS Malaysian Journal of Computer Science, Vol. 9 No. 1, June 1996, pp. 12-17 REAL-TIME MULTITASKING KERNEL FOR IBM-BASED MICROCOMPUTERS Mohammed Samaka School of Computer Science Universiti Sains Malaysia

More information

Kvaser Leaf SemiPro Rugged HS EAN:

Kvaser Leaf SemiPro Rugged HS EAN: Leaf SemiPro Rugged HS EAN: 73-30130-00506-8 Leaf SemiPro Rugged HS is a one-channel, IP65-rated, USB interface for High Speed CAN. Ruggedized to handle harsh environments, this interface includes 's patented

More information

Deterministic high-speed serial bus controller

Deterministic high-speed serial bus controller Deterministic high-speed serial bus controller SC4415 Scout Serial Bus Controller Summary Scout is the highest performing, best value serial controller on the market. Unlike any other serial bus implementations,

More information

The Trigger-Time-Event System for the W7-X Experiment

The Trigger-Time-Event System for the W7-X Experiment The Trigger-Time-Event System for the W7-X Experiment Jörg Schacht, Helmut Niedermeyer, Christian Wiencke, Jens Hildebrandt and Andreas Wassatsch Abstract-- All control and data acquisition systems of

More information

Kvaser Leaf SemiPro SWC EAN:

Kvaser Leaf SemiPro SWC EAN: Leaf SemiPro SWC Leaf SemiPro SWC EAN: 73-30130-00263-0 Leaf SemiPro is a one channel USB interface for Single Wire CAN (SAE J2411). It offers the possibility to easily connect several interfaces to a

More information

LAN9311/LAN9311i Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface

LAN9311/LAN9311i Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface LAN9311/LAN9311i Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface PRODUCT FEATURES Highlights High performance and full featured 2 port switch with VLAN, QoS packet prioritization,

More information

Kvaser Eagle EAN:

Kvaser Eagle EAN: Kvaser Eagle EAN: 73-30130-00567-9 Kvaser Eagle is a powerful dual channel CAN to standard USB high-speed data logger that is capable of running user-developed scripts. As a flexible, versatile, enhanced

More information

Kvaser Eagle EAN:

Kvaser Eagle EAN: Kvaser Eagle EAN: 73-30130-00567-9 Kvaser Eagle is a powerful dual channel CAN to standard USB high-speed data logger that is capable of running user-developed scripts. As a flexible, versatile, enhanced

More information

Outline. Operating Systems: Devices and I/O p. 1/18

Outline. Operating Systems: Devices and I/O p. 1/18 Outline Diversity of I/O devices block and character devices Organization of I/O subsystem of kernel device drivers Common hardware characteristics of device I/O subsystem tasks Operating Systems: Devices

More information

Memory management, part 2: outline. Operating Systems, 2017, Danny Hendler and Amnon Meisels

Memory management, part 2: outline. Operating Systems, 2017, Danny Hendler and Amnon Meisels Memory management, part 2: outline 1 Page Replacement Algorithms Page fault forces choice o which page must be removed to make room for incoming page? Modified page must first be saved o unmodified just

More information

Processes. Sanzheng Qiao. December, Department of Computing and Software

Processes. Sanzheng Qiao. December, Department of Computing and Software Processes Sanzheng Qiao Department of Computing and Software December, 2012 What is a process? The notion of process is an abstraction. It has been given many definitions. Program in execution is the most

More information

Midterm Exam Amy Murphy 6 March 2002

Midterm Exam Amy Murphy 6 March 2002 University of Rochester Midterm Exam Amy Murphy 6 March 2002 Computer Systems (CSC2/456) Read before beginning: Please write clearly. Illegible answers cannot be graded. Be sure to identify all of your

More information

QBridge. I2C, SPI, CAN Control Software User s Manual. Date: Rev 1.3

QBridge. I2C, SPI, CAN Control Software User s Manual. Date: Rev 1.3 QBridge I2C, SPI, CAN Control Software User s Manual Date: 9-10-2005 Rev 1.3 1. Introduction...1 1.1. What QBridge can do?... 1 1.2. Disclaimer... 1 1.3. Operational Format... 1 1.4. QBridge-V2... 1 2.

More information

CAN System Engineering

CAN System Engineering Wolfhard Lawrenz CAN System Engineering From Theory to Practical Applications With 214 Illustrations Springer Contents 1 INTRODUCTION 1 2 BASIC COMMUNICATION PROTOCOL CHARACTERISTICS 3 2.1 "Traditional"

More information

Realtime Signal Processing on Embedded GPUs

Realtime Signal Processing on Embedded GPUs Realtime Signal Processing on Embedded s Dr. Matthias Rosenthal Armin Weiss Dr. Amin Mazloumian Institute of Embedded Systems Realtime Platforms Research Group Zurich University of Applied Sciences Motivation

More information

PC-CARD-DAS16/12 Specifications

PC-CARD-DAS16/12 Specifications Specifications Document Revision 1.1, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design.

More information

Clock Synchronization for Networked Control Systems Using Low-Cost Microcontrollers

Clock Synchronization for Networked Control Systems Using Low-Cost Microcontrollers Clock Synchronization for Networked Control Systems Using Low-Cost Microcontrollers Pau Martí, Manel Velasco, Camilo Lozoya and Josep M. Fuertes Automatic Control Department, Technical University of Catalonia

More information

Memory management, part 2: outline

Memory management, part 2: outline Memory management, part 2: outline Page replacement algorithms Modeling PR algorithms o Working-set model and algorithms Virtual memory implementation issues 1 Page Replacement Algorithms Page fault forces

More information

Unit 1. Chapter 3 Top Level View of Computer Function and Interconnection

Unit 1. Chapter 3 Top Level View of Computer Function and Interconnection Unit 1 Chapter 3 Top Level View of Computer Function and Interconnection Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given correct control signals

More information

CAN Node using HCS12

CAN Node using HCS12 CAN Node using HCS12 Ketan Kulkarni, Siddharth Dakshindas Electrical and Computer Engineering Department School of Engineering and Computer Science Oakland University, Rochester, MI e-mails: krkulkarni@oakland.edu,

More information

AvnetCore: Datasheet

AvnetCore: Datasheet AvnetCore: Datasheet CAN Controller with / FIFO Intended Use: Automotive Industry Engine Control Unit Sensors Version 1.0, July 2006 xcan_clk (>8 MHz) pclk reset_n APB Interrupts System Control APB Interface

More information

Memory Management Outline. Operating Systems. Motivation. Paging Implementation. Accessing Invalid Pages. Performance of Demand Paging

Memory Management Outline. Operating Systems. Motivation. Paging Implementation. Accessing Invalid Pages. Performance of Demand Paging Memory Management Outline Operating Systems Processes (done) Memory Management Basic (done) Paging (done) Virtual memory Virtual Memory (Chapter.) Motivation Logical address space larger than physical

More information

SpaceWire PC Card Development. Patria New Technologies Oy ESA / ESTEC

SpaceWire PC Card Development. Patria New Technologies Oy ESA / ESTEC SpaceWire PC Card Development Patria New Technologies Oy ESA / ESTEC SpaceWire PC Card Standard type II PC Card (Cardbus( I/F) with two SpaceWire links Access to SpaceWire networks by using a standard

More information

PC-CARD-DAS16/16 Specifications

PC-CARD-DAS16/16 Specifications Specifications Document Revision 2.1, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design.

More information

OS 1 st Exam Name Solution St # (Q1) (19 points) True/False. Circle the appropriate choice (there are no trick questions).

OS 1 st Exam Name Solution St # (Q1) (19 points) True/False. Circle the appropriate choice (there are no trick questions). OS 1 st Exam Name Solution St # (Q1) (19 points) True/False. Circle the appropriate choice (there are no trick questions). (a) (b) (c) (d) (e) (f) (g) (h) (i) T_ The two primary purposes of an operating

More information

USB-1616FS. Analog Input and Digital I/O. Specifications

USB-1616FS. Analog Input and Digital I/O. Specifications Analog Input and Digital I/O Specifications Document Revision 1.6 May 2012 Copyright 2012 Specifications All specifications are subject to change without notice. Typical for 25 C unless otherwise specified.

More information

Technology for Adaptive Hard. Rui Santos, UA

Technology for Adaptive Hard. Rui Santos, UA HaRTES Meeting Enhanced Ethernet Switching Technology for Adaptive Hard Real-Time Applications Rui Santos, rsantos@ua.pt, UA SUMMARY 2 MOTIVATION Switched Ethernet t became common in real-time communications

More information

ARINC 825 Library. Software Manual. ARINC 825 Library Software Manual Doc. No.: C / Rev. 1.1 Page 1 of 106

ARINC 825 Library. Software Manual. ARINC 825 Library Software Manual Doc. No.: C / Rev. 1.1 Page 1 of 106 ARINC 825 Library Software Manual ARINC 825 Library Software Manual Doc. No.: C.1140..21 / Rev. 1.1 Page 1 of 106 esd electronic system design gmbh Vahrenwalder Str. 207 30165 Hannover Germany http://www.esd.eu

More information

Application Note One Wire Digital Output. 1 Introduction. 2 Electrical Parameters for One Wire Interface. 3 Start and Data Transmission

Application Note One Wire Digital Output. 1 Introduction. 2 Electrical Parameters for One Wire Interface. 3 Start and Data Transmission Application Note One Wire Digital Output 1 Introduction The pressure transmitter automatically outputs pressure data, and when appropriate temperature data, in a fixed interval. The host simply waits for

More information

Chapter 6: CPU Scheduling

Chapter 6: CPU Scheduling Chapter 6: CPU Scheduling Basic Concepts Scheduling Criteria Scheduling Algorithms Multiple-Processor Scheduling Real-Time Scheduling Thread Scheduling Operating Systems Examples Java Thread Scheduling

More information

Concepts of Serial Communication

Concepts of Serial Communication Section 6. Serial Communication Communication Using Serial Interfaces: UART and SPI Concepts of Serial Communication Limitations of Parallel Bus Clock skew becomes a serious issue for high speed and long

More information

VC Look-Up Table. External Memory Controller. TX SAR Local Memory. Local Memory. Figure 1 - MT90528 Block Diagram

VC Look-Up Table. External Memory Controller. TX SAR Local Memory. Local Memory. Figure 1 - MT90528 Block Diagram 28-Port Primary Rate Circuit Emulation AAL1 SAR Features AAL1 Segmentation and Reassembly device compliant with Circuit Emulation Services (CES) standard (af-vtoa-0078.000) Supports both Unstructured and

More information

Timing System Modules

Timing System Modules Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006 Timing System Functionality based on the APS timing system Redesigned for SLS Series 100 Improved performance for

More information

Specifications USB-1616FS

Specifications USB-1616FS Document Revision 1.5, July, 2006 Copyright 2006, Measurement Computing Corporation Typical for 25 C unless otherwise specified. in italic text are guaranteed by design. Analog input A/D converters Number

More information

PCI-629 ARINC-629 Tester Card. Overview

PCI-629 ARINC-629 Tester Card. Overview CORELIS Connects to one of four multiplexed ARINC-629 Channels at a time Intelligent PCI card with on-board autonomous processor The selected channel can send/ receive simultaneously at top speed Multiple

More information

Process Scheduling Part 2

Process Scheduling Part 2 Operating Systems and Computer Networks Process Scheduling Part 2 pascal.klein@uni-due.de Alexander Maxeiner, M.Sc. Faculty of Engineering Agenda Process Management Time Sharing Synchronization of Processes

More information

Intellectual Property Macrocell for. SpaceWire Interface. Compliant with AMBA-APB Bus

Intellectual Property Macrocell for. SpaceWire Interface. Compliant with AMBA-APB Bus Intellectual Property Macrocell for SpaceWire Interface Compliant with AMBA-APB Bus L. Fanucci, A. Renieri, P. Terreni Tel. +39 050 2217 668, Fax. +39 050 2217522 Email: luca.fanucci@iet.unipi.it - 1 -

More information

New Generation of CAN Controllers Optimized for 8-bit MCUs

New Generation of CAN Controllers Optimized for 8-bit MCUs New Generation of CAN Controllers Optimized for 8-bit MCUs Paul Kinowski, Bertrand Conan ST Microelectronics, Rousset, France With the introduction of OSEK and the increasing number of ECUs in car s body,

More information

Virtual Memory COMPSCI 386

Virtual Memory COMPSCI 386 Virtual Memory COMPSCI 386 Motivation An instruction to be executed must be in physical memory, but there may not be enough space for all ready processes. Typically the entire program is not needed. Exception

More information