ROB IN Performance Measurements

Size: px
Start display at page:

Download "ROB IN Performance Measurements"

Transcription

1 ROB IN Performance Measurements I. Mandjavidze CEA Saclay, Gif-sur-Yvette CEDEX, France ROB Complex Hardware Organisation Mode of Operation ROB Complex Software Organisation Performance Measurements Discussion CERN, 3 November 1999

2 Saclay ROB Complex Hardware Organisation CPU L2 Cache ROB Controller ROBINs Host Adapter PCI Bridge Host Memory NIC Event Memory 1... Event Memory N Network Link Read-Out Links ROB Controller is based on either PowerPC VME/CompactPCI SBC, or on PC Same network connection serves for L2 / DAQ dataflow, run control and monitoring Host memory and ROBINs event memories are directly accessible to NIC Irakli.Mandjavidze@cea.fr 2 / 12 CERN, 3 November 1999

3 Saclay ROB IN ROB Local Bus Version #1 Version #1 input data port FIFO Event Memory PCI bridge PCI Mezzanine Card I960Jx at 33 MHz PLX9080 PCI bridge Logic Trigger CPU + Memory 32-bit Local Bus 512 kbyte CPU memory 3 PMC-s of Version #1 available Version #2 with 100 MHz I960JT CPU and 8 MByte Event Memory under development Irakli.Mandjavidze@cea.fr 3 / 12 CERN, 3 November 1999

4 Operation of ROB Complex for Data Requests Request Rx Task Receive Process request Data request Data Buffers Header Buffer RoI or event fragment Response Tx Task Send Request ROB IN ROB IN ROB IN Format & Buffers can be allocated in ROB Controller: ROBIN DMAs event data - preprocessing Buffers can be mapped on ROBINs event memory: NIC DMAs event data Capability of sending chained buffers Irakli.Mandjavidze@cea.fr 4 / 12 CERN, 3 November 1999

5 ROB Complex Software Organisation ROB Controller ROBIN-s ROB Complex Application ROB IN API and Application Low Level Communication ROB IN Hardware Abstraction Host Platform Abstraction ROB ROBIN application ROBIN application ROBIN application application Low Low Level Low Level Communication Low Level Communication Level Communication Communication Hardware Hardware Abstraction Hardware Abstraction Hardware Abstraction Abstraction Host Platform and ROB IN hardware are hidden ROB IN hardware abstraction performs basic operation: Load Code, Start, Reset, Halt... Low Level Communication performs message passing and allows for debugging Simplified ROB IN Application: no data input C code for: Saclay ROB IN, LynxOS / PowerPC VME/CompactPCI SBCs, Linux / PC Transtech Sharc PMC, WinNT / PC Irakli.Mandjavidze@cea.fr 5 / 12 CERN, 3 November 1999

6 Low Level Communications Command Descriptor Cmd Type Cmd Size Client Command Table Server Posted Command Queue Command Get Free Command Fill Command Post Command Check Status Free Command Queue Status Queue Get Command Pass it to App or process it Return Status Bi-directional communications Synchronous and asynchronous commands Minimal use of PCI bus for implementation on PLX / 12 CERN, 3 November 1999

7 ROB IN Low Level Communication Performance Dummy asynchronous commands immediately acknowledged by ROB IN 80 Command Servicing Rate 30 Command Servicing Time Rate (khz) Time (µs) Latency 1 / Rate Command Size (32-bit word) Command Size (32-bit word) Data Request command size: 4 32-bit words Event Clear Request command size: bit words (50 events to clear) Irakli.Mandjavidze@cea.fr 7 / 12 CERN, 3 November 1999

8 Event Management in ROB IN Hashing mechanism for incoming events has been added Hash Table Event Desc Ptr Event Desc Ptr Event Desc Ptr Event Desc Ptr Free Event Descriptor Queue Event Descriptor Event Id Event Next Desc Id Ptr Next Status Desc Page Ptr Id Status #_of_pages Page Id #_of_pages Page ID Page Used Id Size Used Size Page ID Page Used Id Size Used Size For data request: -> Find entry in the hash table: event id % hash_table_size -> Find event descriptor in the corresponding chain -> Return event pages For event clear request: -> Find event descriptor in the hash table and remove it -> Free event resources -> Return event descriptor to the free queue Irakli.Mandjavidze@cea.fr 8 / 12 CERN, 3 November 1999

9 Event Memory Page Size: 1 kbyte ROB IN Data Request Performance 60 Max Data Request Rate Data Request Service Latency 30 Rate (khz) k 2k 3k 4k Requested Data Size (Byte) Latency (µs) k 2k 3k 4k Requested Data Size (Byte) Performance at Low Level Communication -> Rate ~68 khz; Latency ~18 µs For 2 kbyte events -> Rate ~51 khz; Latency ~23 µs Irakli.Mandjavidze@cea.fr 9 / 12 CERN, 3 November 1999

10 ROB IN Event Clear Request Performance Event Memory Page Size: 1 kbyte For each cleared event a new event is generated Rate (khz) Clear Request Service Rate 100 Event Rate 10 Latency (µs) Clear Request Service Latency Event Size 1kB 2kB 3kB 4kB Clear Request Rate Number of Decisions Grouped Number of Decisions Grouped Performance at Low Level Communication for event grouping factor of 50 -> Rate ~55 khz; Latency ~25 µs For 2 kbyte events -> Together Event Clear and Generation take ~12 µs per event -> Sustained event rate equals ~83 khz Irakli.Mandjavidze@cea.fr 10 / 12 CERN, 3 November 1999

11 Mixing Data and Clear Event Requests Event Size: 2 kbyte Selection Request: 3 khz No Flow Control on Clear Requests Service Latency (µs) Load (%) Clear Request Data Request Clear Request Rate (khz) Event grouping factor of 50 for Clear Requests Event Filter Request: 2 khz Pipeline only one Clear Request at a time Service Latency (µs) Load (%) Clear Request Data Request Clear Request Rate (khz) Flow Control: Deterministic Data Request Servicing -> Clear Request adds at most 700 µs Irakli.Mandjavidze@cea.fr 11 / 12 CERN, 3 November 1999

12 Discussion ROB IN Application Event management using hash table has been added More realistic behaviour for Data Request and Event Clear commands ROB IN performance has been measured with stand-alone program ROB Complex Platform: 400 MHz Pentium PC running Linux Saclay ROB IN : Version #1 with 33 MHz I960 processor and 512 kbyte system memory Data Request service rate: up to 40 khz and above; Event Clear rate: up to 83 khz For Event Clear requests the necessity of Flow Control has been identified The Flow Control assures deterministic Data Request servicing times ROB IN Application is still under development Waiting for the Version 2 of the Saclay ROB IN More realistic event handling from input port will be added ROB Complex has been integrated in the ATM testbed New series of measurements foreseen at CERN this month Irakli.Mandjavidze@cea.fr 12 / 12 CERN, 3 November 1999

ROBIN Functional demonstrator of the ATLAS Trigger / DAQ Read-Out Buffer O.Gachelin, M.Huet, P.Le Dû, M.Mur C.E.A. Saclay - DAPNIA

ROBIN Functional demonstrator of the ATLAS Trigger / DAQ Read-Out Buffer O.Gachelin, M.Huet, P.Le Dû, M.Mur C.E.A. Saclay - DAPNIA 1 ROBIN Functional demonstrator of the ATLAS Trigger / DAQ Read-Out Buffer O.Gachelin, M.Huet, P.Le Dû, M.Mur C.E.A. Saclay - DAPNIA 2 Basic principles Data flow : output < input including L2 and L3 according

More information

ROB-IN Functional demonstrator of the ATLAS Trigger / DAQ Read-Out Buffer O.Gachelin, M.Huet, P.Le Dû, M.Mur C.E.A.

ROB-IN Functional demonstrator of the ATLAS Trigger / DAQ Read-Out Buffer O.Gachelin, M.Huet, P.Le Dû, M.Mur C.E.A. 1 ROB-IN Functional demonstrator of the ATLAS Trigger / DAQ Read-Out Buffer O.Gachelin, M.Huet, P.Le Dû, M.Mur C.E.A. Saclay - DAPNIA 2 Basic principles Data flow : output < input including L2 and L3 according

More information

IBM Network Processor, Development Environment and LHCb Software

IBM Network Processor, Development Environment and LHCb Software IBM Network Processor, Development Environment and LHCb Software LHCb Readout Unit Internal Review July 24 th 2001 Niko Neufeld, CERN 1 Outline IBM NP4GS3 Architecture A Readout Unit based on the NP4GS3

More information

PROTOTYPING HARDWARE FOR THE ATLAS READOUT BUFFERS

PROTOTYPING HARDWARE FOR THE ATLAS READOUT BUFFERS PROTOTYPING HARDWARE FOR THE ATLAS READOUT BUFFERS R.Cranfield (rc@hep.ucl.ac.uk), G.Crone, University College London G.Boorman, B.Green (B.Green@rhbnc.ac.uk), Royal Holloway University of London O.Gachelin,

More information

Alma2e PCI-to-VME Bridge: Using VME 2eSST Protocol

Alma2e PCI-to-VME Bridge: Using VME 2eSST Protocol Alma2e PCI-to-VME Bridge: Using VME 2eSST Protocol Serge Tissot September 25, 2002 Overview The ALMA2e is a new bus bridge designed by Thales Computers that interfaces between the PCI bus and the VMEbus.

More information

Components for Integrating Device Controllers for Fast Orbit Feedback

Components for Integrating Device Controllers for Fast Orbit Feedback Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville October 2007 Topics PMC-SFP Module for Diamond Fast Orbit Feedback Future plans

More information

2008 JINST 3 T The ATLAS ROBIN TECHNICAL REPORT

2008 JINST 3 T The ATLAS ROBIN TECHNICAL REPORT P U B L I S H E D BY INSTITUTE OF PHYSICS PUBLISHING AND SISSA R E C E I V E D: October 26, 2007 A C C E P T E D: December 14, 2007 P U B L I S H E D: January 28, 2008 TECHNICAL REPORT The ATLAS ROBIN

More information

CPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine

CPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine CPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine Features Include: 200 Mbytes per second (max) input transfer rate via the front panel connector

More information

Hera-B DAQ System and its self-healing abilities

Hera-B DAQ System and its self-healing abilities Hera-B DAQ System and its self-healing abilities V.Rybnikov, DESY, Hamburg 1. HERA-B experiment 2. DAQ architecture Read-out Self-healing tools Switch SLT nodes isolation 3. Run control system 4. Self-healing

More information

Ethernet Networks for the ATLAS Data Collection System: Emulation and Testing

Ethernet Networks for the ATLAS Data Collection System: Emulation and Testing Ethernet Networks for the ATLAS Data Collection System: Emulation and Testing F. Barnes, R. Beuran, R. W. Dobinson, M. J. LeVine, Member, IEEE, B. Martin, J. Lokier, and C. Meirosu Abstract-- This paper

More information

ATLANTIS - a modular, hybrid FPGA/CPU processor for the ATLAS. University of Mannheim, B6, 26, Mannheim, Germany

ATLANTIS - a modular, hybrid FPGA/CPU processor for the ATLAS. University of Mannheim, B6, 26, Mannheim, Germany ATLANTIS - a modular, hybrid FPGA/CPU processor for the ATLAS Readout Systems A. Kugel, Ch. Hinkelbein, R. Manner, M. Muller, H. Singpiel University of Mannheim, B6, 26, 68131 Mannheim, Germany fkugel,

More information

PCI-HPDI32A-COS User Manual

PCI-HPDI32A-COS User Manual PCI-HPDI32A-COS User Manual Preliminary 8302A Whitesburg Drive Huntsville, AL 35802 Phone: (256) 880-8787 Fax: (256) 880-8788 URL: www.generalstandards.com E-mail: support@generalstandards.com User Manual

More information

PC104P--HPDI32A High-speed Parallel Digital I/O PMC Board 100 to 200 Mbytes/s Cable I/O with PCI-DMA engine

PC104P--HPDI32A High-speed Parallel Digital I/O PMC Board 100 to 200 Mbytes/s Cable I/O with PCI-DMA engine PC104P--HPDI32A High-speed Parallel Digital I/O PMC Board 100 to 200 Mbytes/s Cable I/O with PCI-DMA engine Similar Product Features Include: 100 Mbytes per second (max) input transfer rate via the front

More information

Netchannel 2: Optimizing Network Performance

Netchannel 2: Optimizing Network Performance Netchannel 2: Optimizing Network Performance J. Renato Santos +, G. (John) Janakiraman + Yoshio Turner +, Ian Pratt * + HP Labs - * XenSource/Citrix Xen Summit Nov 14-16, 2007 2003 Hewlett-Packard Development

More information

UNIVERSAL SPACEWIRE INTERFACE TO/FROM VME AND TO/FROM PCI

UNIVERSAL SPACEWIRE INTERFACE TO/FROM VME AND TO/FROM PCI UNIVERSAL SPACEWIRE INTERFACE TO/FROM VME AND TO/FROM PCI Session: Poster Session Short Paper ir. G.J. Vollmuller, ing. A. Pleijsier National Aerospace Laboratory NLR Anthony Fokkerweg 2, 1059CM, Amsterdam

More information

Scenarios for a ROB system built with SHARC processors. Jos Vermeulen, 7 September 1999 Paper model results updated on 7 October 1999

Scenarios for a ROB system built with SHARC processors. Jos Vermeulen, 7 September 1999 Paper model results updated on 7 October 1999 Scenarios for a ROB system built with processors Jos Vermeulen, 7 September 1999 Paper model results updated on 7 October 1999 1 Scenario I : 6 ROBIns on normal size VME card Configuration 1. 80 Mbyte/s

More information

Capriccio : Scalable Threads for Internet Services

Capriccio : Scalable Threads for Internet Services Capriccio : Scalable Threads for Internet Services - Ron von Behren &et al - University of California, Berkeley. Presented By: Rajesh Subbiah Background Each incoming request is dispatched to a separate

More information

PCI to SH-3 AN Hitachi SH3 to PCI bus

PCI to SH-3 AN Hitachi SH3 to PCI bus PCI to SH-3 AN Hitachi SH3 to PCI bus Version 1.0 Application Note FEATURES GENERAL DESCRIPTION Complete Application Note for designing a PCI adapter or embedded system based on the Hitachi SH-3 including:

More information

High bandwidth, Long distance. Where is my throughput? Robin Tasker CCLRC, Daresbury Laboratory, UK

High bandwidth, Long distance. Where is my throughput? Robin Tasker CCLRC, Daresbury Laboratory, UK High bandwidth, Long distance. Where is my throughput? Robin Tasker CCLRC, Daresbury Laboratory, UK [r.tasker@dl.ac.uk] DataTAG is a project sponsored by the European Commission - EU Grant IST-2001-32459

More information

Using SCI to Implement the Local-Global Architecture for the ATLAS Level 2 Trigger

Using SCI to Implement the Local-Global Architecture for the ATLAS Level 2 Trigger ATLAS Internal Note DAQ-NO-111 February 1998 Using SCI to Implement the Local-Global Architecture for the ATLAS Level 2 Trigger R.E Hughes-Jones, S.D. Kolya, D. Mercer The University of Manchester, Manchester,

More information

A programming environment to control switching. networks based on STC104 packet routing chip 1

A programming environment to control switching. networks based on STC104 packet routing chip 1 A programming environment to control switching networks based on STC104 packet routing chip 1 I.C. Legrand 2, U. Schwendicke, H. Leich, M. Medinnis, A. Koehler, P. Wegner, K. Sulanke, R. Dippel, A. Gellrich

More information

S-LINK: A Prototype of the ATLAS Read-out Link

S-LINK: A Prototype of the ATLAS Read-out Link : A Prototype of the ATLAS Read-out Link Erik van der Bij, Robert McLaren, Zoltán Meggyesi EP-Division CERN, CH-1211 Geneva 23 Abstract The ATLAS data acquisition system needs over 1500 read-out links

More information

VMICPCI-7755 Intel Pentium III Processor-Based CompactPCI System Controller SBC with 133 MHz System Bus

VMICPCI-7755 Intel Pentium III Processor-Based CompactPCI System Controller SBC with 133 MHz System Bus Intel Pentium III Processor-Based System Controller SBC with 133 MHz System Bus Single slot Pentium III FC-PGA370 socket processor-based single board computer (SBC) with 133 MHz system bus Up to 512 Mbyte

More information

A LynxOS device driver for the ACENic Gigabit Ethernet Adapter

A LynxOS device driver for the ACENic Gigabit Ethernet Adapter A LynxOS device driver for the ACENic Gigabit Ethernet Adapter Abstract This document presents the development and the results of the implementation of a LynxOS device driver for the ACENic Gigabit ethernet

More information

A Fast Ethernet Tester Using FPGAs and Handel-C

A Fast Ethernet Tester Using FPGAs and Handel-C A Fast Ethernet Tester Using FPGAs and Handel-C R. Beuran, R.W. Dobinson, S. Haas, M.J. LeVine, J. Lokier, B. Martin, C. Meirosu Copyright 2000 OPNET Technologies, Inc. The Large Hadron Collider at CERN

More information

The MROD. The MDT Precision Chambers ROD. Adriaan König University of Nijmegen. 5 October nd ATLAS ROD Workshop 1

The MROD. The MDT Precision Chambers ROD. Adriaan König University of Nijmegen. 5 October nd ATLAS ROD Workshop 1 The MROD The MDT Precision Chambers ROD Adriaan König University of Nijmegen 5 October 2000 2nd ATLAS ROD Workshop 1 Contents System Overview MROD-0 Prototype MROD-1 Prototype Performance Study FE Parameter

More information

Product Technical Brief S3C2412 Rev 2.2, Apr. 2006

Product Technical Brief S3C2412 Rev 2.2, Apr. 2006 Product Technical Brief S3C2412 Rev 2.2, Apr. 2006 Overview SAMSUNG's S3C2412 is a Derivative product of S3C2410A. S3C2412 is designed to provide hand-held devices and general applications with cost-effective,

More information

Tomasz Włostowski Beams Department Controls Group Hardware and Timing Section. Developing hard real-time systems using FPGAs and soft CPU cores

Tomasz Włostowski Beams Department Controls Group Hardware and Timing Section. Developing hard real-time systems using FPGAs and soft CPU cores Tomasz Włostowski Beams Department Controls Group Hardware and Timing Section Developing hard real-time systems using FPGAs and soft CPU cores Melbourne, 22 October 2015 Outline 2 Hard Real Time control

More information

FELI. : the detector readout upgrade of the ATLAS experiment. Soo Ryu. Argonne National Laboratory, (on behalf of the FELIX group)

FELI. : the detector readout upgrade of the ATLAS experiment. Soo Ryu. Argonne National Laboratory, (on behalf of the FELIX group) LI : the detector readout upgrade of the ATLAS experiment Soo Ryu Argonne National Laboratory, sryu@anl.gov (on behalf of the LIX group) LIX group John Anderson, Soo Ryu, Jinlong Zhang Hucheng Chen, Kai

More information

Performance Evaluation of Myrinet-based Network Router

Performance Evaluation of Myrinet-based Network Router Performance Evaluation of Myrinet-based Network Router Information and Communications University 2001. 1. 16 Chansu Yu, Younghee Lee, Ben Lee Contents Suez : Cluster-based Router Suez Implementation Implementation

More information

Product Technical Brief S3C2413 Rev 2.2, Apr. 2006

Product Technical Brief S3C2413 Rev 2.2, Apr. 2006 Product Technical Brief Rev 2.2, Apr. 2006 Overview SAMSUNG's is a Derivative product of S3C2410A. is designed to provide hand-held devices and general applications with cost-effective, low-power, and

More information

A ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS

A ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS A ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS Joseph R. Marshall, Richard W. Berger, Glenn P. Rakow Conference Contents Standards & Topology ASIC Program History ASIC Features

More information

HIGH PERFORMANCE PPC BASED DPU WITH SPACEWIRE RMAP PORT

HIGH PERFORMANCE PPC BASED DPU WITH SPACEWIRE RMAP PORT High Performance PPC Based DPU With SpaceWire RMAP Port HIGH PERFORMANCE PPC BASED DPU WITH SPACEWIRE RMAP PORT Session: SpaceWire Components Short Paper Pekka Seppä, Petri Portin Patria Aviation Oy, Systems/Space,

More information

Chapter 11: Input/Output Organisation. Lesson 15: Standard I/O bus PCI

Chapter 11: Input/Output Organisation. Lesson 15: Standard I/O bus PCI Chapter 11: Input/Output Organisation Lesson 15: Standard I/O bus PCI Objective Familiar with I/O bus and standard I/O interfaces parallel bus PCI (Peripheral Connect Interface) for a synchronous parallel

More information

Support for Smart NICs. Ian Pratt

Support for Smart NICs. Ian Pratt Support for Smart NICs Ian Pratt Outline Xen I/O Overview Why network I/O is harder than block Smart NIC taxonomy How Xen can exploit them Enhancing Network device channel NetChannel2 proposal I/O Architecture

More information

High Performance Packet Processing with FlexNIC

High Performance Packet Processing with FlexNIC High Performance Packet Processing with FlexNIC Antoine Kaufmann, Naveen Kr. Sharma Thomas Anderson, Arvind Krishnamurthy University of Washington Simon Peter The University of Texas at Austin Ethernet

More information

Applications Include: Functional Diagram: LAN/WAN Networking Telecommunications Serial Interface

Applications Include: Functional Diagram: LAN/WAN Networking Telecommunications Serial Interface PCI-SIO8BXS-SYNC High Speed Eight Channel Synchronous Serial to Parallel Controller Featuring Multi-Protocol Serial I/O with Software Configurable Cable Transceivers and Deep FIFO Buffers (up to a total

More information

Message Passing Architecture in Intra-Cluster Communication

Message Passing Architecture in Intra-Cluster Communication CS213 Message Passing Architecture in Intra-Cluster Communication Xiao Zhang Lamxi Bhuyan @cs.ucr.edu February 8, 2004 UC Riverside Slide 1 CS213 Outline 1 Kernel-based Message Passing

More information

1/5/2012. Overview of Interconnects. Presentation Outline. Myrinet and Quadrics. Interconnects. Switch-Based Interconnects

1/5/2012. Overview of Interconnects. Presentation Outline. Myrinet and Quadrics. Interconnects. Switch-Based Interconnects Overview of Interconnects Myrinet and Quadrics Leading Modern Interconnects Presentation Outline General Concepts of Interconnects Myrinet Latest Products Quadrics Latest Release Our Research Interconnects

More information

SELECTIVE READ-OUT PROCESSOR OUTLINE. I. Mandjavidze, M. Mur MOTIVATION AND GOALS TRIGGER TOWERS AND OFF-DETECTOR READ-OUT SEGMENTATION

SELECTIVE READ-OUT PROCESSOR OUTLINE. I. Mandjavidze, M. Mur MOTIVATION AND GOALS TRIGGER TOWERS AND OFF-DETECTOR READ-OUT SEGMENTATION SLIV R-OU PROSSOR FOR H MS LROMGI LORIMR : I. Mandjavidze, M. Mur Saclay, 91191 Gif-sur-Yvette X, France Irakli.Mandjavidze@cea.fr, Michel.Mur@cea.fr Saclay MS Group Meeting OULI MOIVIO GOLS RIGGR OWRS

More information

Device-Functionality Progression

Device-Functionality Progression Chapter 12: I/O Systems I/O Hardware I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Incredible variety of I/O devices Common concepts Port

More information

Chapter 12: I/O Systems. I/O Hardware

Chapter 12: I/O Systems. I/O Hardware Chapter 12: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations I/O Hardware Incredible variety of I/O devices Common concepts Port

More information

The CMS Event Builder

The CMS Event Builder The CMS Event Builder Frans Meijers CERN/EP-CMD CMD on behalf of the CMS-DAQ group CHEP03, La Jolla, USA, March 24-28 28 2003 1. Introduction 2. Selected Results from the Technical Design Report R&D programme

More information

Advanced Computer Networks. End Host Optimization

Advanced Computer Networks. End Host Optimization Oriana Riva, Department of Computer Science ETH Zürich 263 3501 00 End Host Optimization Patrick Stuedi Spring Semester 2017 1 Today End-host optimizations: NUMA-aware networking Kernel-bypass Remote Direct

More information

NetFPGA Hardware Architecture

NetFPGA Hardware Architecture NetFPGA Hardware Architecture Jeffrey Shafer Some slides adapted from Stanford NetFPGA tutorials NetFPGA http://netfpga.org 2 NetFPGA Components Virtex-II Pro 5 FPGA 53,136 logic cells 4,176 Kbit block

More information

Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors

Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors University of Crete School of Sciences & Engineering Computer Science Department Master Thesis by Michael Papamichael Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors

More information

50GeV KEK IPNS. J-PARC Target R&D sub gr. KEK Electronics/Online gr. Contents. Read-out module Front-end

50GeV KEK IPNS. J-PARC Target R&D sub gr. KEK Electronics/Online gr. Contents. Read-out module Front-end 50GeV Contents Read-out module Front-end KEK IPNS J-PARC Target R&D sub gr. KEK Electronics/Online gr. / Current digitizer VME scalar Advanet ADVME2706 (64ch scanning )? Analog multiplexer Yokogawa WE7271(4ch

More information

Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment

Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment FAST SHIPPING AND DELIVERY TENS OF THOUSANDS OF IN-STOCK ITEMS EQUIPMENT DEMOS HUNDREDS OF MANUFACTURERS SUPPORTED

More information

Disruptor Using High Performance, Low Latency Technology in the CERN Control System

Disruptor Using High Performance, Low Latency Technology in the CERN Control System Disruptor Using High Performance, Low Latency Technology in the CERN Control System ICALEPCS 2015 21/10/2015 2 The problem at hand 21/10/2015 WEB3O03 3 The problem at hand CESAR is used to control the

More information

Developing deterministic networking technology for railway applications using TTEthernet software-based end systems

Developing deterministic networking technology for railway applications using TTEthernet software-based end systems Developing deterministic networking technology for railway applications using TTEthernet software-based end systems Project n 100021 Astrit Ademaj, TTTech Computertechnik AG Outline GENESYS requirements

More information

DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM

DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM Alberto Perez, Technical Manager, Test & Integration John Hildin, Director of Network s John Roach, Vice President

More information

PCI-HPDI32A PCI-HPDI32A-PECL PMC-HPDI32A PMC-HPDI32A-PECL

PCI-HPDI32A PCI-HPDI32A-PECL PMC-HPDI32A PMC-HPDI32A-PECL PCI-HPDI32A PCI-HPDI32A-PECL PMC-HPDI32A PMC-HPDI32A-PECL 32-Bit High-Speed Parallel Digital Interface User Manual 8302A Whitesburg Drive Huntsville, AL 35802 Phone: (256) 880-8787 Fax: (256) 880-8788

More information

Outline Background Jaluna-1 Presentation Jaluna-2 Presentation Overview Use Cases Architecture Features Copyright Jaluna SA. All rights reserved

Outline Background Jaluna-1 Presentation Jaluna-2 Presentation Overview Use Cases Architecture Features Copyright Jaluna SA. All rights reserved C5 Micro-Kernel: Real-Time Services for Embedded and Linux Systems Copyright 2003- Jaluna SA. All rights reserved. JL/TR-03-31.0.1 1 Outline Background Jaluna-1 Presentation Jaluna-2 Presentation Overview

More information

The RM9150 and the Fast Device Bus High Speed Interconnect

The RM9150 and the Fast Device Bus High Speed Interconnect The RM9150 and the Fast Device High Speed Interconnect John R. Kinsel Principal Engineer www.pmc -sierra.com 1 August 2004 Agenda CPU-based SOC Design Challenges Fast Device (FDB) Overview Generic Device

More information

Novel Intelligent I/O Architecture Eliminating the Bus Bottleneck

Novel Intelligent I/O Architecture Eliminating the Bus Bottleneck Novel Intelligent I/O Architecture Eliminating the Bus Bottleneck Volker Lindenstruth; lindenstruth@computer.org The continued increase in Internet throughput and the emergence of broadband access networks

More information

PCI Express Multi-Channel DMA Interface

PCI Express Multi-Channel DMA Interface 2014.12.15 UG-01160 Subscribe The PCI Express DMA Multi-Channel Controller Example Design provides multi-channel support for the Stratix V Avalon Memory-Mapped (Avalon-MM) DMA for PCI Express IP Core.

More information

TPMC Channel Isolated Serial Interface RS232. Version 1.0. User Manual. Issue August 2017

TPMC Channel Isolated Serial Interface RS232. Version 1.0. User Manual. Issue August 2017 The Embedded I/O Company TPMC860 4 Channel Isolated Serial Interface RS232 Version 1.0 User Manual Issue 1.0.4 August 2017 TEWS TECHNOLOGIES GmbH Am Bahnhof 7 25469 Halstenbek, Germany Phone: +49 (0) 4101

More information

SONICS, INC. Sonics SOC Integration Architecture. Drew Wingard. (Systems-ON-ICS)

SONICS, INC. Sonics SOC Integration Architecture. Drew Wingard. (Systems-ON-ICS) Sonics SOC Integration Architecture Drew Wingard 2440 West El Camino Real, Suite 620 Mountain View, California 94040 650-938-2500 Fax 650-938-2577 http://www.sonicsinc.com (Systems-ON-ICS) Overview 10

More information

Nitro240/260 CPU Board Scalable 680x0 VME board for I/O intensive applications

Nitro240/260 CPU Board Scalable 680x0 VME board for I/O intensive applications Nitro240/260 CPU Board Scalable 680x0 VME board for I/O intensive applications Nitro260 features a 50 MHz MC68060 CISC processor with superscalar pipeline architecture for maximum integer and floating

More information

TAG Word 0 Word 1 Word 2 Word 3 0x0A0 D2 55 C7 C8 0x0A0 FC FA AC C7 0x0A0 A5 A6 FF 00

TAG Word 0 Word 1 Word 2 Word 3 0x0A0 D2 55 C7 C8 0x0A0 FC FA AC C7 0x0A0 A5 A6 FF 00 ELE 758 Final Examination 2000: Answers and solutions Number of hits = 15 Miss rate = 25 % Miss rate = [5 (misses) / 20 (total memory references)]* 100% = 25% Show the final content of cache using the

More information

Chapter 13: I/O Systems

Chapter 13: I/O Systems Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Streams Performance Objectives Explore the structure of an operating

More information

Much Faster Networking

Much Faster Networking Much Faster Networking David Riddoch driddoch@solarflare.com Copyright 2016 Solarflare Communications, Inc. All rights reserved. What is kernel bypass? The standard receive path The standard receive path

More information

The influence of system calls and interrupts on the performances of a PC cluster using a Remote DMA communication primitive

The influence of system calls and interrupts on the performances of a PC cluster using a Remote DMA communication primitive The influence of system calls and interrupts on the performances of a PC cluster using a Remote DMA communication primitive Olivier Glück Jean-Luc Lamotte Alain Greiner Univ. Paris 6, France http://mpc.lip6.fr

More information

I/O Buffering and Streaming

I/O Buffering and Streaming I/O Buffering and Streaming I/O Buffering and Caching I/O accesses are reads or writes (e.g., to files) Application access is arbitary (offset, len) Convert accesses to read/write of fixed-size blocks

More information

Module 12: I/O Systems

Module 12: I/O Systems Module 12: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Performance Operating System Concepts 12.1 Silberschatz and Galvin c

More information

Department of Computer Science, Institute for System Architecture, Operating Systems Group. Real-Time Systems '08 / '09. Hardware.

Department of Computer Science, Institute for System Architecture, Operating Systems Group. Real-Time Systems '08 / '09. Hardware. Department of Computer Science, Institute for System Architecture, Operating Systems Group Real-Time Systems '08 / '09 Hardware Marcus Völp Outlook Hardware is Source of Unpredictability Caches Pipeline

More information

Lessons learned from MPI

Lessons learned from MPI Lessons learned from MPI Patrick Geoffray Opinionated Senior Software Architect patrick@myri.com 1 GM design Written by hardware people, pre-date MPI. 2-sided and 1-sided operations: All asynchronous.

More information

Page 1 SPACEWIRE SEMINAR 4/5 NOVEMBER 2003 JF COLDEFY / C HONVAULT

Page 1 SPACEWIRE SEMINAR 4/5 NOVEMBER 2003 JF COLDEFY / C HONVAULT Page 1 SPACEWIRE SEMINAR 4/5 NOVEMBER 2003 JF COLDEFY / C HONVAULT INTRODUCTION The SW IP was developped in the frame of the ESA 13345/#3 contract "Building block for System on a Chip" This presentation

More information

RDMA-like VirtIO Network Device for Palacios Virtual Machines

RDMA-like VirtIO Network Device for Palacios Virtual Machines RDMA-like VirtIO Network Device for Palacios Virtual Machines Kevin Pedretti UNM ID: 101511969 CS-591 Special Topics in Virtualization May 10, 2012 Abstract This project developed an RDMA-like VirtIO network

More information

The control of I/O devices is a major concern for OS designers

The control of I/O devices is a major concern for OS designers Lecture Overview I/O devices I/O hardware Interrupts Direct memory access Device dimensions Device drivers Kernel I/O subsystem Operating Systems - June 26, 2001 I/O Device Issues The control of I/O devices

More information

CSE 4/521 Introduction to Operating Systems. Lecture 14 Main Memory III (Paging, Structure of Page Table) Summer 2018

CSE 4/521 Introduction to Operating Systems. Lecture 14 Main Memory III (Paging, Structure of Page Table) Summer 2018 CSE 4/521 Introduction to Operating Systems Lecture 14 Main Memory III (Paging, Structure of Page Table) Summer 2018 Overview Objective: To discuss how paging works in contemporary computer systems. Paging

More information

VMICPCI-7753 Intel Celeron /Pentium III CompactPCI System Controller

VMICPCI-7753 Intel Celeron /Pentium III CompactPCI System Controller Intel Celeron /Pentium III System Controller Single slot system controller, Celeron and Pentium III socket 370 processor-based single board computer (SBC) Up to 192 Mbyte IDE CompactFlash (optional) Four

More information

The local bus can operate in two modes in DS31256:

The local bus can operate in two modes in DS31256: Maxim > App Notes > TELECOM Keywords: DS31256, HDLC controller, bridge mode, Nov 21, 2003 APPLICATION NOTE 2872 DS31256 HDLC Controller Step-by-Step Configuration Bridge Mode Abstract: This application

More information

Topic & Scope. Content: The course gives

Topic & Scope. Content: The course gives Topic & Scope Content: The course gives an overview of network processor cards (architectures and use) an introduction of how to program Intel IXP network processors some ideas of how to use network processors

More information

Speeding up Linux TCP/IP with a Fast Packet I/O Framework

Speeding up Linux TCP/IP with a Fast Packet I/O Framework Speeding up Linux TCP/IP with a Fast Packet I/O Framework Michio Honda Advanced Technology Group, NetApp michio@netapp.com With acknowledge to Kenichi Yasukata, Douglas Santry and Lars Eggert 1 Motivation

More information

PMC-HPDI32A-ASYNC High-speed Serial I/O PCI Board

PMC-HPDI32A-ASYNC High-speed Serial I/O PCI Board PMC-HPDI32A-ASYNC High-speed Serial I/O PCI Board Features Include: Data rate of 5.0 megabits per second 8 Bits transmitter. LSB First. Software Selectable Even / Odd Parity. Software Selectable No Parity

More information

6.9. Communicating to the Outside World: Cluster Networking

6.9. Communicating to the Outside World: Cluster Networking 6.9 Communicating to the Outside World: Cluster Networking This online section describes the networking hardware and software used to connect the nodes of cluster together. As there are whole books and

More information

Arches. Application, Refinement and Consolidation of HIC Exploiting Standards. ESPRIT Project Deliverable D.3.1.1

Arches. Application, Refinement and Consolidation of HIC Exploiting Standards. ESPRIT Project Deliverable D.3.1.1 Arches Application, Refinement and Consolidation of HIC Exploiting Standards ESPRIT Project 20693 Deliverable D.3.1.1 Report on Interfacing Commodity processors to IEEE1355 DS Links CERN Classification:

More information

A LVL2 Zero Suppression Algorithm for TRT Data

A LVL2 Zero Suppression Algorithm for TRT Data A LVL2 Zero Suppression Algorithm for TRT Data R. Scholte,R.Slopsema,B.vanEijk, N. Ellis, J. Vermeulen May 5, 22 Abstract In the ATLAS experiment B-physics studies will be conducted at low and intermediate

More information

A THESIS SUBMITTED TO THE GRADUATE DIVISION OF THE UNIVERSITY OF HAWAI I IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF

A THESIS SUBMITTED TO THE GRADUATE DIVISION OF THE UNIVERSITY OF HAWAI I IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF USING A PCI SCHEDULER AND A DYNAMIC THRESHOLD TO ENHANCE A HIGH SPEED READOUT SYSTEM A THESIS SUBMITTED TO THE GRADUATE DIVISION OF THE UNIVERSITY OF HAWAI I IN PARTIAL FULFILLMENT OF THE REQUIREMENTS

More information

ATLAS TDAQ RoI Builder and the Level 2 Supervisor system

ATLAS TDAQ RoI Builder and the Level 2 Supervisor system ATLAS TDAQ RoI Builder and the Level 2 Supervisor system R. E. Blair 1, J. Dawson 1, G. Drake 1, W. Haberichter 1, J. Schlereth 1, M. Abolins 2, Y. Ermoline 2, B. G. Pope 2 1 Argonne National Laboratory,

More information

CSE398: Network Systems Design

CSE398: Network Systems Design CSE398: Network Systems Design Instructor: Dr. Liang Cheng Department of Computer Science and Engineering P.C. Rossin College of Engineering & Applied Science Lehigh University February 7, 2005 Outline

More information

ARINC-629 Interface to PMC Sy629PMC-BPM

ARINC-629 Interface to PMC Sy629PMC-BPM ARINC-629 Interface to PMC Sy629PMC-BPM Summary features Interface compatible with 32bit PCI Local bus Specification, revision 2.1, June 1995 PCI interrupts on Module Events Single width PMC Module Uses

More information

PowerPC on NetFPGA CSE 237B. Erik Rubow

PowerPC on NetFPGA CSE 237B. Erik Rubow PowerPC on NetFPGA CSE 237B Erik Rubow NetFPGA PCI card + FPGA + 4 GbE ports FPGA (Virtex II Pro) has 2 PowerPC hard cores Untapped resource within NetFPGA community Goals Evaluate performance of on chip

More information

PCI-4IPM Revision C. Second Generation Intelligent IP Carrier for PCI Systems Up to Four IndustryPack Modules Dual Ported SRAM, Bus Master DMA

PCI-4IPM Revision C. Second Generation Intelligent IP Carrier for PCI Systems Up to Four IndustryPack Modules Dual Ported SRAM, Bus Master DMA PCI-4IPM Revision C Second Generation Intelligent IP Carrier for PCI Systems Up to Four IndustryPack Modules Dual Ported SRAM, Bus Master DMA REFERENCE MANUAL 781-21-000-4000 Version 2.1 April 2003 ALPHI

More information

RiceNIC. Prototyping Network Interfaces. Jeffrey Shafer Scott Rixner

RiceNIC. Prototyping Network Interfaces. Jeffrey Shafer Scott Rixner RiceNIC Prototyping Network Interfaces Jeffrey Shafer Scott Rixner RiceNIC Overview Gigabit Ethernet Network Interface Card RiceNIC - Prototyping Network Interfaces 2 RiceNIC Overview Reconfigurable and

More information

Chapter 13: I/O Systems

Chapter 13: I/O Systems Chapter 13: I/O Systems Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Streams Performance 13.2 Silberschatz, Galvin

More information

Chapter 13: I/O Systems. Chapter 13: I/O Systems. Objectives. I/O Hardware. A Typical PC Bus Structure. Device I/O Port Locations on PCs (partial)

Chapter 13: I/O Systems. Chapter 13: I/O Systems. Objectives. I/O Hardware. A Typical PC Bus Structure. Device I/O Port Locations on PCs (partial) Chapter 13: I/O Systems Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Streams Performance 13.2 Silberschatz, Galvin

More information

Alternative Ideas for the CALICE Back-End System

Alternative Ideas for the CALICE Back-End System Alternative Ideas for the CALICE Back-End System Matthew Warren and Gordon Crone University College London 5 February 2002 5 Feb 2002 Alternative Ideas for the CALICE Backend System 1 Concept Based on

More information

Chapter 13: I/O Systems

Chapter 13: I/O Systems Chapter 13: I/O Systems Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Streams Performance 13.2 Silberschatz, Galvin

More information

PCI Express: Evolution, Deployment and Challenges

PCI Express: Evolution, Deployment and Challenges PCI Express: Evolution, Deployment and Challenges Nick Ma 马明辉 Field Applications Engineer, PLX Freescale Technology Forum, Beijing Track: Enabling Technologies Freescale Technology Forum, Beijing - November

More information

FlexNIC: Rethinking Network DMA

FlexNIC: Rethinking Network DMA FlexNIC: Rethinking Network DMA Antoine Kaufmann Simon Peter Tom Anderson Arvind Krishnamurthy University of Washington HotOS 2015 Networks: Fast and Growing Faster 1 T 400 GbE Ethernet Bandwidth [bits/s]

More information

FEC. Front End Control unit for Embedded Slow Control D R A F T. C. Ljuslin C. Paillard

FEC. Front End Control unit for Embedded Slow Control D R A F T. C. Ljuslin C. Paillard FEC Front End Control unit for Embedded Slow Control C. Ljuslin C. Paillard D R A F T A. M. FECSpecs.doc DRAFT - 0.84 1 7/22/2003 1. DOCUMENT HISTORY 000322 TIMEOUT in status reg 1added 000330 TTCRX_READY

More information

CAN send and receive with hardware timestamping

CAN send and receive with hardware timestamping CAN send and receive with hardware timestamping Hauke Webermann, esd electronic system design gmbh Modern CAN controllers, especially for FPGA integration, keep growing stronger and more versatile. Also

More information

PROGRESS ON ADF BOARD DESIGN

PROGRESS ON ADF BOARD DESIGN PROGRESS ON ADF BOARD DESIGN Denis Calvet calvet@hep.saclay.cea.fr CEA Saclay, 91191 Gif-sur-Yvette CEDEX, France Saclay, 16 May 2002 PLAN ANALOG SPLITTER ADF BOARD AND CRATES DIGITAL FILTER SCL INTERFACE

More information

Dominique Gigi CMS/DAQ. Siena 4th October 2006

Dominique Gigi CMS/DAQ. Siena 4th October 2006 . CMS/DAQ overview. Environment. FRL-Slink (Front-End Readout Link) - Boards - Features - Protocol with NIC & results - Production.FMM (Fast Monitoring Module) -Requirements -Implementation -Features -Production.Conclusions

More information

_äìé`çêé» UART Host Transport Summary. February 2004

_äìé`çêé» UART Host Transport Summary. February 2004 _äìé`çêé» UART Host Transport Summary February 2004 CSR Cambridge Science Park Milton Road Cambridge CB4 0WH United Kingdom Registered in England 3665875 Tel: +44 (0)1223 692000 Fax: +44 (0)1223 692001

More information

CSE 120. Overview. July 27, Day 8 Input/Output. Instructor: Neil Rhodes. Hardware. Hardware. Hardware

CSE 120. Overview. July 27, Day 8 Input/Output. Instructor: Neil Rhodes. Hardware. Hardware. Hardware CSE 120 July 27, 2006 Day 8 Input/Output Instructor: Neil Rhodes How hardware works Operating Systems Layer What the kernel does API What the programmer does Overview 2 Kinds Block devices: read/write

More information

PC87435 Enhanced IPMI Baseboard Management Controller

PC87435 Enhanced IPMI Baseboard Management Controller April 2003 Revision 1.01 PC87435 Enhanced IPMI Baseboard Management Controller General Description The PC87435 is a highlyintegrated Enhanced IPMI Baseboard Management Controller (BMC), or satellite management

More information

Maxim > Design Support > Technical Documents > Application Notes > T/E Carrier and Packetized > APP 3347

Maxim > Design Support > Technical Documents > Application Notes > T/E Carrier and Packetized > APP 3347 Maxim > Design Support > Technical Documents > Application Notes > T/E Carrier and Packetized > APP 3347 Keywords: HDLC Controller, T3, E3, HSSI, VDSL, Unchannelized Port APPLICATION NOTE 3347 DS31256

More information