APDS Wizard v4 for Nexxim/Designer 4.0 Specially optimized for DDR2/3 SI. Ansoft Korea Team

Size: px
Start display at page:

Download "APDS Wizard v4 for Nexxim/Designer 4.0 Specially optimized for DDR2/3 SI. Ansoft Korea Team"

Transcription

1 APDS Wizard v4 for Nexxim/Designer 4.0 Specially optimized for DDR2/3 SI Ansoft Korea Team

2 APDS Wizard v4 All-Renewed, Enhanced Wizard. Version 4 means this new wizard would work with Designer/Nexxim v4

3 V4 : New Features & Upgraded New Feature! - Specification & Eye Report - Spec & Margin Mask - Eye Analyzer - DDR2/3 Spec Calculator Upgraded! - Optimized perfectly to new Designer/Nexxim v4.0 scripts - More stable IBIS Analyzer - All-new GUI for more intuitive handling - Normal mode & burst mode at PRBS source - Improved I/O buffer Enable handling - Swapping Driver & Receiver by one click - Multiple SSN input (Driver + Receiver) - Simulation with Input jitter - Support HSPICE & Nexxim S element

4 New! Specification & Eye Report Apply Specification Spec & Margin Mask If simulation is finished with specification check, SI Result & Mask would be generated automatically. Setup/Hold Margin Report

5 New! Spec & Margin Mask Setup Margin Hold Margin Multi Mask Setup time spec. Jitter Area Hold time spec.

6 New! Eye Analyzer Eye Analyzer can analyze eyediagram & make new report / mask independently. It would be useful for re-analyzing after modifying schematic created by Wizard

7 New! DDR2/3 Spec Calculator Automatic DDR2/3 spec Calculation based on JEDEC standard

8 Upgraded! Enhanced IBIS Analyzer * Improved by test with many kind of IBIS files IBIS file path Component Model Selector IBIS Buffer Model IBIS information format was arranged

9 Upgraded! Intuitive GUI Separated IBIS & ports for Driver & Receiver Open ports list to be applied to appropriate port Source Setup Spec Setup Transient Setup

10 Upgraded! Enhanced Flexibility APDS wizard v4 was specially optimized for DDR2/3 SI simulation. However, This new wizard can not only apply to DDR2/3, but also can apply any other SI problem by enhanced flexibility 1. DDR2/3 Analyzer mode with Eye-Analyzer (with SSN) - Assign single/differential DQS - Apply DDR2/3 specification to eye diagram - Assign VRM/Vdd ports 2. Dataline Analyzer mode with SSN (= old APDS Wizard) - Not assign DQS - Assign VRM/Vdd ports 3. Simple Dataline Analyzer mode without SSN - Not assign DQS - Not assign VRM/Vdd ports

11 APDS wizard v4 Guide

12 Load PCB file Load PCB sp file Open port list from sp file Assign Ports * APDS wizard v4 supports HSPICE & Nexxim Sline model

13 Check & move ports 1. Check ports at open port list to move If want to back to open port list, Check ports and click button 2. Click button to assign checked ports from open port list

14 DQ & DQS port assign Normal data ports for single DQ Strobe ports for DQS Auto-detected simulation mode depend on number of Strobe ports 0. No strobe port (= blank) : only data line simulation, like as old Wizard. 1. Assign 1 strobe port : It works as single strobe mode 2. Assign 2 strobe ports : It works as differential strobe mode * In order to analyze eye, It must exist 1 or 2 strobe ports.

15 VRM & VDD port assign 1. If Vdd group port exist, external Vdd would be applied with SSN. (Internal power at IBIS buffer = off ) 2. If blank, It would work as Internal power mode automatically. (Internal power at IBIS buffer = on ) Assign VRM port (clear DC power) APDS Wizard v4 support SSN power input to both Driver/Receiver

16 IBIS Setup 1. Select IBIS file 2. Select Component 3. Select Model Selector (If model selector exist, optional) 4. Select Buffer Model * It s very important to select proper component & model for successful simulation.

17 Swap Driver & Receiver Changed! Click Swap button If want to change read & write condition, just click swap button. * After swapping, each IBIS model should be re-assigned to proper one.

18 Off-Die Term Setup (optional) If need to add external termination for all Receiver port, Check & setup Off-Die Term. Off-Die Term on Receiver in Schematic

19 Source Setup Input data rate Automatically calculated bit width Select DQ data mode Normal (PRBS) : Different seed at each data PRBS for real operation (default) Even (worst SSN) : Same seed at all data PRBS for worst SSN condition Input jitter at clock source for strobe (DQS)

20 Define & Apply Specification If checked, Wizard would analyze eye diagrams as defined specification If need to apply both AC & DC spec. Check Add dvi_ac Capable to input manually. DDR2/3 Spec Calculator Automatic DDR2/3 specification input based on JEDEC standard AC Threshold (dvi_ac) Setup Time Hold Time DC Threshold (dvi_dc)

21 Save & Load configuration APDS Wizard v4 support saving & loading all configuration. Configuration file (*.aw) would be created as text file with comment. User could read & modify it.

22 Simulation Transient Setup Stop time would be defined automatically by bit width. (If need, type manually) If checked, It generates only schematic Once simulation was finished, Result button would be activated to check recent report. If all setup was done, Click Start button. Eye Analyzer Analyze eye result independently.

23 Schematic Generation Example : DDR2 SI with differential strobe DQS DQ RDQ RDQS 1 Byte Lane = 8 single DQ, 1 differential DQS (or 1 single)

24 SSN & DQS Cross Result Ansoft Corporation SSN Data wizard1 Curve Info V(SSN_Driver) Transient 1.82 V(SSN_Driver) [V] Time [ns] DQS Vref DQS_B

25 Eye Result

26 Eye Report After simulation, Setup/Hold margin at each line would display Save results as CSV format

Modern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach

Modern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach Modern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach 1 ANSYS, Inc. Proprietary 2012 ANSYS, Inc. November 14, 2012 1-1 Agenda DDR Design Challenges How does simulation solve these

More information

Making Your Most Accurate DDR4 Compliance Measurements. Ai-Lee Kuan OPD Memory Product Manager

Making Your Most Accurate DDR4 Compliance Measurements. Ai-Lee Kuan OPD Memory Product Manager Making Your Most Accurate DDR4 Compliance Measurements Ai-Lee Kuan OPD Memory Product Manager 1 Agenda DDR4 Testing Strategy Probing Analysis Tool Compliance Test Conclusion 2 DDR4 Testing Strategy 1.

More information

DDR System Simulation: What Issue to Simulate

DDR System Simulation: What Issue to Simulate DDR System Simulation: What Issue to Simulate Asian IBIS Summit Tokyo, Japan November 17, 2017 Shinichi Maeda 1 JEDEC DDR Specifications DDR DDR2 DDR3 DDR3L DDR3U DDR4 Vdd 2.5 1.8 1.5 1.35 1.25 1.2(IO)

More information

HyperLynx DDRx Interface Analysis. Student Workbook

HyperLynx DDRx Interface Analysis. Student Workbook HyperLynx DDRx Interface Analysis Student Workbook 2017 Mentor Graphics Corporation All rights reserved. This document contains information that is trade secret and proprietary to Mentor Graphics Corporation

More information

90000 DSO/DSA Series Oscilloscopes

90000 DSO/DSA Series Oscilloscopes DDR4 Keysight Compliance Infiniium Test Bench 90000 DSO/DSA Series Oscilloscopes ADS DDR4 DesignGuide and Compliance Test Bench 1 Contents Installing the DDR4 Compliance Test Bench... 2 Prerequisites...

More information

HYPERLYNX DDR3 Wizard

HYPERLYNX DDR3 Wizard HYPERLYNX DDR3 Wizard w w w. m e n t o r. c o m HyperLynx DDR3 Wizard Virtual Lab Exercise Guide This tutorial outlines the steps for completing a DDR3 Wizard DDR analysis example in HyperLynx BoardSim.

More information

Designing High-Speed Memory Subsystem DDR. using. Cuong Nguyen. Field Application Engineer

Designing High-Speed Memory Subsystem DDR. using. Cuong Nguyen. Field Application Engineer Designing High-Speed Memory Subsystem using DDR Cuong Nguyen Field Application Engineer cuong@edadirect.com www.edadirect.com 2014 1 Your Design for Excellence Partner Since 1997 EDA Direct has helped

More information

ADQVD1B16. DDR2-800+(CL4) 240-Pin EPP U-DIMM 2GB (256M x 64-bits)

ADQVD1B16. DDR2-800+(CL4) 240-Pin EPP U-DIMM 2GB (256M x 64-bits) General Description ADQVD1B16 DDR2-800+(CL4) 240-Pin EPP U-DIMM 2GB (256M x 64-bits) The ADATA s ADQVD1B16 is a 256Mx64 bits 2GB(2048MB) DDR2-800(CL4) SDRAM EPP memory module, The SPD is programmed to

More information

Keysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes DATA SHEET

Keysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes DATA SHEET Keysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes DATA SHEET Test, Debug and Characterize Your DDR3 and LPDDR3 Designs Quickly and Easily The Keysight

More information

IMM64M64D1SOD16AG (Die Revision D) 512MByte (64M x 64 Bit)

IMM64M64D1SOD16AG (Die Revision D) 512MByte (64M x 64 Bit) Product Specification Rev. 2.0 2015 IMM64M64D1SOD16AG (Die Revision D) 512MByte (64M x 64 Bit) 512MB DDR Unbuffered SO-DIMM RoHS Compliant Product Product Specification 2.0 1 IMM64M64D1SOD16AG Version:

More information

IMM128M72D1SOD8AG (Die Revision F) 1GByte (128M x 72 Bit)

IMM128M72D1SOD8AG (Die Revision F) 1GByte (128M x 72 Bit) Product Specification Rev. 1.0 2015 IMM128M72D1SOD8AG (Die Revision F) 1GByte (128M x 72 Bit) 1GB DDR Unbuffered SO-DIMM RoHS Compliant Product Product Specification 1.0 1 IMM128M72D1SOD8AG Version: Rev.

More information

Real Time Embedded Systems

Real Time Embedded Systems Real Time Embedded Systems " Memories " rene.beuchat@epfl.ch LAP/ISIM/IC/EPFL Chargé de cours LSN/hepia Prof. HES 1998-2008 2 General classification of electronic memories Non-volatile Memories ROM PROM

More information

IMM128M64D1DVD8AG (Die Revision F) 1GByte (128M x 64 Bit)

IMM128M64D1DVD8AG (Die Revision F) 1GByte (128M x 64 Bit) Product Specification Rev. 1.0 2015 IMM128M64D1DVD8AG (Die Revision F) 1GByte (128M x 64 Bit) 1GB DDR VLP Unbuffered DIMM RoHS Compliant Product Product Specification 1.0 1 IMM128M64D1DVD8AG Version: Rev.

More information

IMM64M72D1SCS8AG (Die Revision D) 512MByte (64M x 72 Bit)

IMM64M72D1SCS8AG (Die Revision D) 512MByte (64M x 72 Bit) Product Specification Rev. 1.0 2015 IMM64M72D1SCS8AG (Die Revision D) 512MByte (64M x 72 Bit) RoHS Compliant Product Product Specification 1.0 1 IMM64M72D1SCS8AG Version: Rev. 1.0, MAY 2015 1.0 - Initial

More information

IMM64M64D1DVS8AG (Die Revision D) 512MByte (64M x 64 Bit)

IMM64M64D1DVS8AG (Die Revision D) 512MByte (64M x 64 Bit) Product Specification Rev. 1.0 2015 IMM64M64D1DVS8AG (Die Revision D) 512MByte (64M x 64 Bit) 512MB DDR VLP Unbuffered DIMM RoHS Compliant Product Product Specification 1.0 1 IMM64M64D1DVS8AG Version:

More information

Agilent U7231B DDR3 and LPDDR3 Compliance Test Application for Infiniium Series Oscilloscopes. Data Sheet

Agilent U7231B DDR3 and LPDDR3 Compliance Test Application for Infiniium Series Oscilloscopes. Data Sheet Agilent U7231B DDR3 and LPDDR3 Compliance Test Application for Infiniium Series Oscilloscopes Data Sheet Test, debug and characterize your DDR3 and LPDDR3 designs quickly and easily The Agilent Technologies

More information

Organization Row Address Column Address Bank Address Auto Precharge 128Mx8 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10

Organization Row Address Column Address Bank Address Auto Precharge 128Mx8 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10 GENERAL DESCRIPTION The Gigaram is ECC Registered Dual-Die DIMM with 1.25inch (30.00mm) height based on DDR2 technology. DIMMs are available as ECC modules in 256Mx72 (2GByte) organization and density,

More information

Effortless Burst Separation

Effortless Burst Separation DDR Debug Toolkit Key Features Read/Write burst separation with a push of a button Simultaneous analysis of four different measurement views View up to 10 eye diagrams with mask testing and eye measurements

More information

Optimization of Modern Memory

Optimization of Modern Memory System Design, Verificationand and Optimization of Modern Memory Interfaces (DDR3) Santa Clara, Aug 23 rd 2011 Robert Myoung Sr. Application Engineer 1 Agenda Introduction ECAD Geometry Translation SI/PI

More information

Allegro Sigrity SI Streamlining the creation of high-speed interconnect on digital PCBs and IC packages

Allegro Sigrity SI Streamlining the creation of high-speed interconnect on digital PCBs and IC packages Streamlining the creation of high-speed interconnect on digital PCBs and IC packages The Cadence Allegro Sigrity signal integrity (SI) integrated high-speed design and analysis environment streamlines

More information

High-Speed DDR4 Memory Designs and Power Integrity Analysis

High-Speed DDR4 Memory Designs and Power Integrity Analysis High-Speed DDR4 Memory Designs and Power Integrity Analysis Cuong Nguyen Field Application Engineer cuong@edadirect.com www.edadirect.com 2014 1 PCB Complexity is Accelerating Use of Advanced Technologies

More information

SC64G1A08. DDR3-1600F(CL7) 240-Pin XMP(ver 2.0) U-DIMM 1GB (128M x 64-bits)

SC64G1A08. DDR3-1600F(CL7) 240-Pin XMP(ver 2.0) U-DIMM 1GB (128M x 64-bits) SC64G1A08 DDR3-1600F(CL7) 240-Pin XMP(ver 2.0) U-DIMM 1GB (128M x 64-bits) General Description The ADATA s SC64G1A08 is a 128Mx64 bits 1GB(1024MB) DDR3-1600(CL7) SDRAM XMP (ver 2.0) memory module, The

More information

Keysight Technologies U7231A DDR3 Compliance Test Application for Infiniium Series Oscilloscopes. Data Sheet

Keysight Technologies U7231A DDR3 Compliance Test Application for Infiniium Series Oscilloscopes. Data Sheet Keysight Technologies U7231A DDR3 Compliance Test Application for Infiniium Series Oscilloscopes Data Sheet Introduction Test, debug and characterize your DDR3 designs quickly and easily The Keysight Technologies,

More information

Keysight Technologies U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application

Keysight Technologies U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application Keysight Technologies U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes Data Sheet 02 Keysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application for

More information

IMME256M64D2SOD8AG (Die Revision E) 2GByte (256M x 64 Bit)

IMME256M64D2SOD8AG (Die Revision E) 2GByte (256M x 64 Bit) Product Specification Rev. 1.0 2015 IMME256M64D2SOD8AG (Die Revision E) 2GByte (256M x 64 Bit) 2GB DDR2 Unbuffered SO-DIMM By ECC DRAM RoHS Compliant Product Product Specification 1.0 1 IMME256M64D2SOD8AG

More information

IMME256M64D2DUD8AG (Die Revision E) 2GByte (256M x 64 Bit)

IMME256M64D2DUD8AG (Die Revision E) 2GByte (256M x 64 Bit) Product Specification Rev. 1.0 2015 IMME256M64D2DUD8AG (Die Revision E) 2GByte (256M x 64 Bit) 2GB DDR2 Unbuffered DIMM By ECC DRAM RoHS Compliant Product Product Specification 1.0 1 IMME256M64D2DUD8AG

More information

256MEGX72 (DDR2-SOCDIMM W/PLL)

256MEGX72 (DDR2-SOCDIMM W/PLL) www.centon.com MEMORY SPECIFICATIONS 256MEGX72 (DDR2-SOCDIMM W/PLL) 128MX8 BASED Lead-Free 268,435,456 words x 72Bit Double Data Rate Memory Module Centon's 2GB DDR2 ECC PLL SODIMM Memory Module is 268,435,456

More information

Board Design Guidelines for PCI Express Architecture

Board Design Guidelines for PCI Express Architecture Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following

More information

Technical Note LPSDRAM Unterminated Point-to-Point System Design: Layout and Routing Tips

Technical Note LPSDRAM Unterminated Point-to-Point System Design: Layout and Routing Tips Introduction Technical Note LPSDRAM Unterminated Point-to-Point System Design: Layout and Routing Tips Introduction Background Low-power (LP) SDRAM, including both low-power double data rate (LPDDR) and

More information

Keysight Technologies U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application

Keysight Technologies U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application Keysight Technologies U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes Data Sheet 02 Keysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application - Data

More information

Agilent U7231A DDR3 Compliance Test Application Software Release Notes

Agilent U7231A DDR3 Compliance Test Application Software Release Notes Agilent U7231A DDR3 Compliance Test Application Software Release Notes Agilent U7231A Software Version 01.72 Released Date: 20 November 2011 3.11 (90000 series, 9000 series) File Name: SetupInfDDR30172.exe

More information

Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics

Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics Introduction Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics Introduction Point-to-point designers face many challenges when laying out a new printed circuit board (PCB). The designer

More information

RML1531MH48D8F-667A. Ver1.0/Oct,05 1/8

RML1531MH48D8F-667A. Ver1.0/Oct,05 1/8 DESCRIPTION The Ramaxel RML1531MH48D8F memory module family are low profile Unbuffered DIMM modules with 30.48mm height based DDR2 technology. DIMMs are available as ECC (x72) modules. The module family

More information

HFSS Solver On Demand for Package and PCB Characterization Using Cadence. Greg Pitner

HFSS Solver On Demand for Package and PCB Characterization Using Cadence. Greg Pitner HFSS Solver On Demand for Package and PCB Characterization Using Cadence Greg Pitner 1 Problem Statement Usually SI engineers extract only the package or the pcb due to the trade offs between capacity

More information

HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner

HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner 1 ANSYS, Inc. September 14, Problem Statement Usually SI engineers extract only the package or the pcb due to the trade-offs

More information

DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim

DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim Rod Strange Business Development Manager Teraspeed Consulting A Division of Samtec April 2016 Outline Objective/Goal DDR4 vs. DDR3 from the SI/PI

More information

SDRAM DDR3 256MX8 ½ Density Device Technical Note

SDRAM DDR3 256MX8 ½ Density Device Technical Note SDRAM DDR3 256MX8 ½ Density Device Technical Note Introduction This technical note provides an overview of how the SGG128M8V79DG8GQF-15E DDR3 SDRAM device is configured and tested as a 1Gb device. This

More information

Organization Row Address Column Address Bank Address Auto Precharge 256Mx4 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10

Organization Row Address Column Address Bank Address Auto Precharge 256Mx4 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10 GENERAL DESCRIPTION The Gigaram GR2DR4BD-E4GBXXXVLP is a 512M bit x 72 DDDR2 SDRAM high density ECC REGISTERED DIMM. The GR2DR4BD-E4GBXXXVLP consists of eighteen CMOS 512M x 4 STACKED DDR2 SDRAMs for 4GB

More information

IMM1G72D2FBD4AG (Die Revision A) 8GByte (1024M x 72 Bit)

IMM1G72D2FBD4AG (Die Revision A) 8GByte (1024M x 72 Bit) Datasheet Rev. 1.0 2013 IMM1G72D2FBD4AG (Die Revision A) 8GByte (1024M x 72 Bit) 8GB DDR2 Fully Buffered DIMM RoHS Compliant Product Datasheet Version 1.0 1 IMM1G72D2FBD4AG Version: Rev. 1.0, DEC 2013

More information

LE4ASS21PEH 16GB Unbuffered 2048Mx64 DDR4 SO-DIMM 1.2V Up to PC CL

LE4ASS21PEH 16GB Unbuffered 2048Mx64 DDR4 SO-DIMM 1.2V Up to PC CL LE4ASS21PEH 16GB Unbuffered 2048Mx64 DDR4 SO-DIMM 1.2V Up to PC4-2133 CL 15-15-15 General Description This Legacy device is a JEDEC standard unbuffered SO-DIMM module, based on CMOS DDR4 SDRAM technology,

More information

Features. DDR2 UDIMM w/o ECC Product Specification. Rev. 1.1 Aug. 2011

Features. DDR2 UDIMM w/o ECC Product Specification. Rev. 1.1 Aug. 2011 Features 240pin, unbuffered dual in-line memory module (UDIMM) Fast data transfer rates: PC2-4200, PC3-5300, PC3-6400 Single or Dual rank 512MB (64Meg x 64), 1GB(128 Meg x 64), 2GB (256 Meg x 64) JEDEC

More information

4GB Unbuffered VLP DDR3 SDRAM DIMM with SPD

4GB Unbuffered VLP DDR3 SDRAM DIMM with SPD 4GB Unbuffered VLP DDR3 SDRAM DIMM with SPD Ordering Information Part Number Bandwidth Speed Grade Max Frequency CAS Latency Density Organization Component Composition 78.B1GE3.AFF0C 12.8GB/sec 1600Mbps

More information

2. Recommended Design Flow

2. Recommended Design Flow 2. Recommended Design Flow This chapter describes the Altera-recommended design low or successully implementing external memory interaces in Altera devices. Altera recommends that you create an example

More information

PC2-6400/PC2-5300/PC2-4200/PC Registered DIMM Design Specification Revision 3.40 August 2006

PC2-6400/PC2-5300/PC2-4200/PC Registered DIMM Design Specification Revision 3.40 August 2006 JEDEC Standard No. 21C Page 4.20.10-1 4.20.10-240-Pin PC-6400/PC2-5300/PC2-4200/PC2-3200 DDR2 SDRAM ed DIMM Design Specification PC2-6400/PC2-5300/PC2-4200/PC2-3200 ed DIMM Design Specification Revision

More information

2GB DDR3 SDRAM SODIMM with SPD

2GB DDR3 SDRAM SODIMM with SPD 2GB DDR3 SDRAM SODIMM with SPD Ordering Information Part Number Bandwidth Speed Grade Max Frequency CAS Latency Density Organization Component Composition Number of Rank 78.A2GC6.AF1 10.6GB/sec 1333Mbps

More information

VDIC SYNCHRONOUS DYNAMIC RAM VD1D2G32XS86XX2T7B USER MANUAL

VDIC SYNCHRONOUS DYNAMIC RAM VD1D2G32XS86XX2T7B USER MANUAL VDIC SYNCHRONOUS DYNAMIC RAM VD1D2G32XS86XX2T7B USER MANUAL Version:A5 Document NO.:ORBITA/SIP- VD1D2G32XS86XX2T7B -USM-01 Zhuhai Orbita Aerospace Science & Technology Co.,Ltd. Add: Orbita Tech Park, NO.1

More information

M464S0424FTS SDRAM SODIMM 4Mx64 SDRAM SODIMM based on 4Mx16, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD DQ21 DQ22 DQ23 DQ53 DQ54 DQ55 A7 BA0

M464S0424FTS SDRAM SODIMM 4Mx64 SDRAM SODIMM based on 4Mx16, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD DQ21 DQ22 DQ23 DQ53 DQ54 DQ55 A7 BA0 M464S0424FTS SDRAM SODIMM 4Mx64 SDRAM SODIMM based on 4Mx16, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD GENERAL DESCRIPTION The Samsung M464S0424FTS is a 4M bit x 64 Synchronous Dynamic RAM high

More information

VDIC SYNCHRONOUS DYNAMIC RAM VD1D1G16XS66XX1T7B USER MANUAL

VDIC SYNCHRONOUS DYNAMIC RAM VD1D1G16XS66XX1T7B USER MANUAL VDIC SYNCHRONOUS DYNAMIC RAM VD1D1G16XS66XX1T7B USER MANUAL Version : A5 Document NO.:ORBITA/SIP- VD1D1G16XS66XX1T7B -USM-01 Zhuhai Orbita Aerospace Science & Technology Co.,Ltd. Add: Orbita Tech Park,

More information

4GB Unbuffered DDR3 SDRAM SODIMM

4GB Unbuffered DDR3 SDRAM SODIMM INDÚSTRIA ELETRÔNICA S/A 4GB Unbuffered DDR3 SDRAM SODIMM HB3SU004GFM8DMB33 (512M words x 64bits, 2 Rank) Documento No. HBS- HB3SU004GFM8DMB33-1-E-10020. Publicação: Setembro de 2010 EK DATA SHEET 4GB

More information

Introduction to Zynq

Introduction to Zynq Introduction to Zynq Lab 2 PS Config Part 1 Hello World October 2012 Version 02 Copyright 2012 Avnet Inc. All rights reserved Table of Contents Table of Contents... 2 Lab 2 Objectives... 3 Experiment 1:

More information

Datasheet. Zetta 4Gbit DDR3L SDRAM. Features VDD=VDDQ=1.35V / V. Fully differential clock inputs (CK, CK ) operation

Datasheet. Zetta 4Gbit DDR3L SDRAM. Features VDD=VDDQ=1.35V / V. Fully differential clock inputs (CK, CK ) operation Zetta Datasheet Features VDD=VDDQ=1.35V + 0.100 / - 0.067V Fully differential clock inputs (CK, CK ) operation Differential Data Strobe (DQS, DQS ) On chip DLL align DQ, DQS and DQS transition with CK

More information

Addressing the Power-Aware Challenges of Memory Interface Designs

Addressing the Power-Aware Challenges of Memory Interface Designs Addressing the Power-Aware Challenges of Memory Interface Designs One of the toughest challenges in designing memory interfaces is accurately measuring timing while also considering fluctuations in power

More information

Agilent U7231B DDR3 Compliance Test Application Software Release Notes

Agilent U7231B DDR3 Compliance Test Application Software Release Notes Agilent U7231B DDR3 Compliance Test Application Software Release Notes Agilent U7231B Software Version 02.03 Released Date: 22 July 2013 3.11 (90000 series, 9000 series) File Name: SetupInfDDR30203.exe

More information

DDR SDRAM UDIMM. Draft 9/ 9/ MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site:

DDR SDRAM UDIMM. Draft 9/ 9/ MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site: DDR SDRAM UDIMM MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB (x72, ECC, DR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin,

More information

DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB

DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB, 2GB (x64, DR) 184-Pin DDR SDRAM UDIMM Features

More information

Solving the challenges posed by Chip/Package/Board Co-Design

Solving the challenges posed by Chip/Package/Board Co-Design Solving the challenges posed by Chip/Package/Board Co-Design Identify and locate sources of unwanted coupling Simulation link to EM: Critical Interconnect, Vias, Discontinuities, Embedded Passives, etc

More information

Board design and IBIS simulation in consideration of the delay control

Board design and IBIS simulation in consideration of the delay control Board design and IBIS simulation in consideration of the delay control Asian IBIS Summit Tokyo, JAPAN November 16, 2015 Makoto Matsumuro IB-ELECTRONICS IB-ELECTRONICS Page 1 Agenda Results of the simulation

More information

DDR SDRAM UDIMM MT8VDDT3264A 256MB MT8VDDT6464A 512MB For component data sheets, refer to Micron s Web site:

DDR SDRAM UDIMM MT8VDDT3264A 256MB MT8VDDT6464A 512MB For component data sheets, refer to Micron s Web site: DDR SDRAM UDIMM MT8VDDT3264A 256MB MT8VDDT6464A 512MB For component data sheets, refer to Micron s Web site: www.micron.com 256MB, 512MB (x64, SR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin, unbuffered

More information

1. The values of t RCD and t RP for -335 modules show 18ns to align with industry specifications; actual DDR SDRAM device specifications are 15ns.

1. The values of t RCD and t RP for -335 modules show 18ns to align with industry specifications; actual DDR SDRAM device specifications are 15ns. UDIMM MT4VDDT1664A 128MB MT4VDDT3264A 256MB For component data sheets, refer to Micron s Web site: www.micron.com 128MB, 256MB (x64, SR) 184-Pin UDIMM Features Features 184-pin, unbuffered dual in-line

More information

Taiwan Micropaq Corporation

Taiwan Micropaq Corporation Taiwan Micropaq Corporation SPECIFICATION FOR APPROVAL TM50S116T-7G No.4 Wenhua Rd. HsinChu Industrial Park HuKou, Taiwan, R.O.C. TEL 886-3-597-9402 FAX 886-3-597-0775 http://www.tmc.com.tw TMC SDRAM TM50S116T-7G

More information

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation C. Chastang, A. Amédéo V. Poisson, P. Grison, F. Demuynck C. Gautier, F. Costa Thales Communications &

More information

DDR SDRAM SODIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB

DDR SDRAM SODIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB SODIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB 512MB, 1GB (x64, DR) 200-Pin DDR SODIMM Features For component data sheets, refer to Micron s Web site: www.micron.com Features 200-pin, small-outline dual

More information

Electrical optimization and simulation of your PCB design

Electrical optimization and simulation of your PCB design Electrical optimization and simulation of your PCB design Steve Gascoigne Senior Consultant at Mentor Graphics Zagreb, 10. lipnja 2015. Copyright CADCAM Group 2015 The Challenge of Validating a Design..

More information

Raj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY

Raj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY Raj Kumar Nagpal, R&D Manager Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY Agenda Design motivation MIPI D-PHY evolution Summary of MIPI D-PHY specification MIPI channel evolution

More information

ASNT_MUX64 64Gbps 2:1 Multiplexer

ASNT_MUX64 64Gbps 2:1 Multiplexer ASNT_MUX64 64Gbps 2:1 Multiplexer 105ps data phase shift capability for both data inputs VCO s from 20GHz to 32.1GHz User selectable clock divide by 2 to 512 sync output for scope triggering 17ps Rise/Fall

More information

Xilinx Answer MIG UltraScale DDR4/DDR3 - Hardware Debug Guide

Xilinx Answer MIG UltraScale DDR4/DDR3 - Hardware Debug Guide Xilinx Answer 60305 MIG UltraScale DDR4/DDR3 - Hardware Debug Guide Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note

More information

Electromagnetics. R14 Update. Greg Pitner ANSYS, Inc. February 24, 2012

Electromagnetics. R14 Update. Greg Pitner ANSYS, Inc. February 24, 2012 Electromagnetics R14 Update Greg Pitner 1 HFSS Version 14 2 HFSS Overview Advanced Integrated Solver Technologies Finite Arrays with Domain Decomposition Hybrid solving: FEBI, IE Regions Physical Optics

More information

VDIC SYNCHRONOUS DYNAMIC RAM VD1D8G08XS66XX8T7B-Ⅱ USER MANUAL. Version :A5

VDIC SYNCHRONOUS DYNAMIC RAM VD1D8G08XS66XX8T7B-Ⅱ USER MANUAL. Version :A5 VDIC SYNCHRONOUS DYNAMIC RAM VD1D8G08XS66XX8T7B-Ⅱ USER MANUAL Version :A5 Document NO.:ORBITA/SIP- VD1D8G08XS66XX8T7B-Ⅱ -USM-01 Zhuhai Orbita Aerospace Science & Technology Co.,Ltd. Add: Orbita Tech Park,

More information

Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems

Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems Interfacing Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems April 2008 AN-447-1.1 Introduction Altera Cyclone III devices are compatible and support 3.3/3.0/2.5-V LVTTL/LVCMOS I/O standards. This application

More information

TM54S416T SDRAM. Frequency vs. AC Parameter Unit t CK

TM54S416T SDRAM. Frequency vs. AC Parameter Unit t CK Description The TM54S416T is organized as 4-bank x 1048576-word x 16-bit(4Mx16), fabricated with high performance CMOS technology. Synchronous design allows precise cycle control with the use of system

More information

System Level Timing Closure using HSPICE

System Level Timing Closure using HSPICE System Level Timing Closure using HSPICE Barry Katz President / CTO bkatz@sisoft.com Todd Westerhoff VP, Software Products twesterh@sisoft.com SiSoft Maynard, MA ABSTRACT Successful high-speed design achieves

More information

2GB Unbuffered DDR3 SDRAM DIMM

2GB Unbuffered DDR3 SDRAM DIMM INDÚSTRIA ELETRÔNICA S/A 2GB Unbuffered DDR3 SDRAM DIMM HB3DU002GFM8DMB33 (256M words x 64bits, 1 Rank) Documento No. HB3DU002GFM8DMB33-1-E-10022. Publicação: Setembro de 2010 EK DATA SHEET 2GB Unbuffered

More information

Options. Data Rate (MT/s) CL = 3 CL = 2.5 CL = 2-40B PC PC PC

Options. Data Rate (MT/s) CL = 3 CL = 2.5 CL = 2-40B PC PC PC DDR SDRAM UDIMM MT16VDDF6464A 512MB 1 MT16VDDF12864A 1GB 1 For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB (x64, DR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin,

More information

What s New in HyperLynx 8.0

What s New in HyperLynx 8.0 What s New in HyperLynx 8.0 Copyright Mentor Graphics Corporation 2009 All Rights Reserved. Mentor Graphics, Board Station XE Flow, ViewDraw, Falcon Framework, IdeaStation, ICX and Tau are registered trademarks

More information

DDR2 SDRAM UDIMM MT8HTF12864AZ 1GB

DDR2 SDRAM UDIMM MT8HTF12864AZ 1GB Features DDR2 SDRAM UDIMM MT8HTF12864AZ 1GB For component data sheets, refer to Micron's Web site: www.micron.com Figure 1: 240-Pin UDIMM (MO-237 R/C D) Features 240-pin, unbuffered dual in-line memory

More information

External Memory Interfaces Intel Stratix 10 FPGA IP User Guide

External Memory Interfaces Intel Stratix 10 FPGA IP User Guide External Memory Interfaces Intel Stratix 10 FPGA IP User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. External

More information

SDRAM DDR3 512MX8 ½ Density Device Technical Note

SDRAM DDR3 512MX8 ½ Density Device Technical Note SDRAM DDR3 512MX8 ½ Density Device Technical Note Introduction This technical note provides an overview of how the PRN256M8V90BG8RGF-125 DDR3 SDRAM device operates and is configured as a 2Gb device. Addressing

More information

AN 447: Interfacing Intel FPGA Devices with 3.3/3.0/2.5 V LVTTL/ LVCMOS I/O Systems

AN 447: Interfacing Intel FPGA Devices with 3.3/3.0/2.5 V LVTTL/ LVCMOS I/O Systems AN 447: Interfacing Intel FPGA Devices with 3.3/3.0/2.5 V LVTTL/ LVCMOS I/O Systems Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents Interfacing Intel FPGA Devices with 3.3/3.0/2.5

More information

SV3C DPRX MIPI D-PHY Analyzer. Data Sheet

SV3C DPRX MIPI D-PHY Analyzer. Data Sheet SV3C DPRX MIPI D-PHY Analyzer Data Sheet Table of Contents Table of Contents Table of Contents... 1 List of Figures... 2 List of Tables... 2 Introduction... 3 Overview... 3 Key Benefits... 3 Applications...

More information

D G28RA 128M x 64 HIGH PERFORMANCE PC UNBUFFERED DDR3 SDRAM SODIMM

D G28RA 128M x 64 HIGH PERFORMANCE PC UNBUFFERED DDR3 SDRAM SODIMM D93 6865G28RA 128M x 64 HIGH PERFORMANCE PC3-10600 UNBUFFERED DDR3 SDRAM SODIMM Features 240- Dual In-Line Memory Module (UDIMM) Inputs and outputs are SSTL-15 compatible V DD = V DDQ = 1.5V ± 0.075V Differential

More information

M2U1G64DS8HB1G and M2Y1G64DS8HB1G are unbuffered 200-Pin Double Data Rate (DDR) Synchronous DRAM Unbuffered Dual In-Line

M2U1G64DS8HB1G and M2Y1G64DS8HB1G are unbuffered 200-Pin Double Data Rate (DDR) Synchronous DRAM Unbuffered Dual In-Line 184 pin Based on DDR400/333 512M bit Die B device Features 184 Dual In-Line Memory Module (DIMM) based on 110nm 512M bit die B device Performance: Speed Sort PC2700 PC3200 6K DIMM Latency 25 3 5T Unit

More information

IBIS PDN Feature Studies

IBIS PDN Feature Studies IBIS PDN Feature Studies Randy Wolff Micron Technology Lance Wang IO Methodology DAC IBIS Summit San Diego, CA, USA based on 2011 European IBIS Summit presentation and updates 2010 Micron Technology, Inc.

More information

MAX 10 FPGA Signal Integrity Design Guidelines

MAX 10 FPGA Signal Integrity Design Guidelines 2014.12.15 M10-SIDG Subscribe Today s complex FPGA system design is incomplete without addressing the integrity of signals coming in to and out of the FPGA. Simultaneous switching noise (SSN) often leads

More information

Features. DDR3 Registered DIMM Spec Sheet

Features. DDR3 Registered DIMM Spec Sheet Features DDR3 functionality and operations supported as defined in the component data sheet 240-pin, Registered Dual In-line Memory Module (RDIMM) Fast data transfer rates: PC3-8500, PC3-10600, PC3-12800

More information

4. Selectable I/O Standards in Stratix II and Stratix II GX Devices

4. Selectable I/O Standards in Stratix II and Stratix II GX Devices 4. Selectable I/O Standards in Stratix II and Stratix II GX Devices SII52004-4.6 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices,

More information

Keysight U7233A DDR1 Compliance Test Application with LPDDR and mobile-ddr Support

Keysight U7233A DDR1 Compliance Test Application with LPDDR and mobile-ddr Support Ihr Spezialist für Mess- und Prüfgeräte Keysight U7233A DDR1 Compliance Test Application with LPDDR and mobile-ddr Support For Infiniium Series Oscilloscopes Data Sheet datatec Ferdinand-Lassalle-Str.

More information

MEM256M72D2MVS-25A1 2 Gigabyte (256M x 72 Bit)

MEM256M72D2MVS-25A1 2 Gigabyte (256M x 72 Bit) Datasheet Rev. 1.1 2011 MEM256M72D2MVS-25A1 2 Gigabyte (256M x 72 Bit) Very-Low-Profile DDR2 SDRAM Registered Mini-DIMM memory module RoHS Compliant Product Memphis Electronic AG Datasheet Version 1.1

More information

Source-Synchronous Testing Using Paired Strobes

Source-Synchronous Testing Using Paired Strobes Teradyne Users Group Source-Synchronous Testing Using Paired Strobes Keith Remlinger Test Spectrum, Inc. 105 W. Riverside Dr, Suite 200, Austin TX 78704 keith.remlinger@testspectrum.com Travis Volek Freescale

More information

SPISim StatEye/AMI User s Guide

SPISim StatEye/AMI User s Guide SPISim StatEye/AMI User s Guide Latest Version: V20180315 SPISim LLC Vancouver, WA 98683, USA Tel. +1-408-905-6692 http://www.spisim.com This user s guide describes the SPISim s StatEye channel analysis

More information

APPROVAL SHEET. Apacer Technology Inc. Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVED NO. : T0007 PCB PART NO. :

APPROVAL SHEET. Apacer Technology Inc. Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVED NO. : T0007 PCB PART NO. : Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVAL SHEET APPROVED NO. : 90004-T0007 ISSUE DATE MODULE PART NO. : March-2-2012 : 78.A1GAS.403 PCB PART NO. : 48.18193.093 IC Brand DESCRIPTION : Samsung :

More information

PM PDRB X DATA SHEET. Memory Module Part Number. PM MByte Non ECC BUFFALO INC. (1/15)

PM PDRB X DATA SHEET. Memory Module Part Number. PM MByte Non ECC BUFFALO INC. (1/15) DATA SHEET Memory Module Part Number PM100-256 256MByte Non ECC (1/15) Table of Contents 1. Description 2. Module Specification 3. Module Pinout 4. Mechanical Design 5. Block Diagram 6. Electrical Specifications

More information

DDR3 Mini DIMM Slot Interposer

DDR3 Mini DIMM Slot Interposer DDR3 Mini DIMM Slot Interposer DDR3-1600 Mini DIMM Digital Validation High Speed DDR3 Digital Validation Passive 244-pin Mini DIMM Slot Interposer Compatible with Agilent Software Applications Acquisition

More information

Features. DDR2 UDIMM with ECC Product Specification. Rev. 1.2 Aug. 2011

Features. DDR2 UDIMM with ECC Product Specification. Rev. 1.2 Aug. 2011 Features 240pin, unbuffered dual in-line memory module (UDIMM) Error Check Correction (ECC) Support Fast data transfer rates: PC2-4200, PC3-5300, PC3-6400 Single or Dual rank 512MB (64Meg x 72), 1GB(128

More information

DensiShield Cable Assembly. InfiniBand Standard CX4 Standard

DensiShield Cable Assembly. InfiniBand Standard CX4 Standard DensiShield Cable Assembly InfiniBand Standard CX4 Standard SI-2008-06-001 Revision 1 August-21-2008 Introduction The purpose of these tests was to show compliance of FCI s 26 AWG DensiShield cable assemblies

More information

2GB DDR2 SDRAM VLP DIMM

2GB DDR2 SDRAM VLP DIMM RoHS Compliant 2GB DDR2 SDRAM VLP DIMM Product Specifications December 22, 2015 Version 1.1 Apacer Technology Inc. 1F., No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City 236, Taiwan Tel: +886-2-2267-8000

More information

SDRAM DDR3 512MX8 ½ Density Device Technical Note

SDRAM DDR3 512MX8 ½ Density Device Technical Note SDRAM DDR3 512MX8 ½ Density Device Technical Note Introduction This technical note provides an overview of how the XAA512M8V90BG8RGF-SSWO and SSW1 DDR3 SDRAM device is configured and tested as a 2Gb device.

More information

DDR SDRAM SODIMM MT8VDDT1664H 128MB 1. MT8VDDT3264H 256MB 2 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site:

DDR SDRAM SODIMM MT8VDDT1664H 128MB 1. MT8VDDT3264H 256MB 2 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site: SODIMM MT8VDDT1664H 128MB 1 128MB, 256MB, 512MB (x64, SR) 200-Pin SODIMM Features MT8VDDT3264H 256MB 2 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site: www.micron.com Features

More information

Modeling DDR3 with IBIS

Modeling DDR3 with IBIS Modeling DDR3 with IBIS Randy Wolff, Micron Technology DesignCon 2008 IBIS Summit Products are warranted only to meet Micron s production data sheet specifications. Information, products and/or specifications

More information

DDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site:

DDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site: DDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site: www.micron.com 2GB, 4GB (x64, DR): 240-Pin DDR2 SDRAM UDIMM Features Features 240-pin, unbuffered

More information

Interfacing the RC32438 with DDR SDRAM Memory

Interfacing the RC32438 with DDR SDRAM Memory Interfacing the RC32438 with DDR SDRAM Memory Application Note AN-371 Revision History By Kasi Chopperla and Harold Gomard July 3, 2003: Initial publication. October 23, 2003: Added DDR Loading section.

More information