ML605 FMC Si570 Programming June 2012
|
|
- Curtis Reeves
- 5 years ago
- Views:
Transcription
1 ML605 FMC Si570 Programming June 2012 XTP076
2 Revision History Date Version Description 06/15/ Initial version for Copyright 2012 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, the Brand Window and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners. NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the Information ) is provided AS-IS with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.
3 Note: This presentation applies to the ML605 ML605 FMC Si570 Programming Overview Xilinx ML605 Board Software Requirements Setup for the ML605 FMC Si570 Programming Programming the FMC Si570 Correcting the Frequency FMC Si570 Fixed Frequencies References
4 ML605 FMC Si570 Programming Overview Description The FMC modules, XM101, XM104, and XM105 have a Silicon Labs Si570 Programmable Oscillator that defaults to MHz. Via the IIC bus, the frequency of this device can be changed. This tutorial shows how to change the output frequency of this device.
5 Xilinx ML605 Board Note: Presentation applies to the ML605
6 Xilinx XM101 FMC Module The XM101 board uses an on-board IIC switch
7 Xilinx XM104 FMC Module The XM104 board has an on-board IIC switch
8 Xilinx XM105 FMC Module The XM105 board has a direct connection to the Si570 IIC Note: FMC_TDI and FMC_TDO (J5, 6 & 7) must be connected during configuration
9 ISE Software Requirements Xilinx ISE 13.4 software
10 ChipScope Pro Software Requirement Xilinx ChipScope Pro 13.4 software
11 Hardware Setup Set S2 to 0101XX (X = Don t care, 1 = on, Position 6 Position 1) This selects JTAG Set S1 to 0XXX (Position 4 Position 1) This disables JTAG configuration from the Compact Flash
12 ML605 Setup Power on the ML605 board for UART Drivers Installation Connect a USB Type-A to Mini-B cable to the USB UART connector on the ML605 board Connect this cable to your PC
13 Program ML605 with BIST Design Add a second USB Type-A to Mini-B cables to the USB JTAG connector on the ML605 board Connect this cable to your PC
14 ML605 Setup Install USB UART Drivers CP210x_VCP_Win_XP_S2K3_Vista_7.exe
15 ML605 Setup Reboot your PC if necessary Right-click on My Computer and select Properties Select the Hardware tab Click on Device Manager
16 ML605 Setup Expand the Ports Hardware Right-click on Silicon Labs CP210x USB to UART Bridge and select Properties
17 ML605 Setup Under Port Settings tab Click Advanced Set the COM Port to an open Com Port setting from COM1 to COM4
18 ML605 Setup Board Power must be on before starting Tera Term Start the Terminal Program Select your USB Com Port Set the baud to 9600
19 Si Labs Programmable Oscillator Calculator Download ProgOscillatorSwInstall.zip Install ProgOscSwInstall3.0.1.exe only
20 Setup for ML605 FMC Si570 Programming Unzip the ML605 FMC Si570 Programming Design Files (13.4 C) to your C:\ drive Available through
21 ML605 FMC Si570 Programming Attach your FMC board (XM101, XM104, or XM105) to either the FMC HPC or the FMC LPC expansion ports on the ML605 Turn ML605 power off while installing the FMC boards
22 ML605 FMC Si570 Programming Open ChipScope Pro and select JTAG Chain -> Xilinx Platform USB Cable (1) Verify 12 MHz operation and click OK (2) 1 2
23 ML605 FMC Si570 Programming Click OK (1) 1
24 ML605 FMC Si570 Programming Right-click DEV:0 MyDevice0 (XC6VLX240T) and select Configure Select a bitstream that matches your FMC Board / FMC port configuration; e.g. xm101_hpc.bit, xm104_lpc.bit, etc. Select <Design Path>\ready_for_download\<bitstream>
25 ML605 FMC Si570 Programming Select File Open Project Select <Design Path>\ready_for_download\ ml605_fmc_si570_programming.cpj
26 ML605 FMC Si570 Programming The VIO Console will now show 200 MHz for the system clock, and 66 MHz for the User Clock An XM101 board on the FMC HPC port shows MHz on FMC_HPC_CLK0
27 ML605 FMC Si570 Programming For this example, Si570_0 will be reprogrammed from to 200 MHz This requires use of the SiLabs Programmable Oscillator Calculator To use the SiLabs calculator, the correct fxtal value for each Si570 must be determined, using this equation: For this equation, Fout = , the preprogrammed frequency of the Si570s on the ML605 We need to determine: RFREQ HSDIV N1 These can be found be reading back the registers on the Si570
28 Note: The values reported by your Si570 may differ from those shown ML605 FMC Si570 Programming The terminal window shows the current register settings for the Si570 The power-on values will appear in the terminal window Note the value of 0x01C2BBC76403
29 ML605 FMC Si570 Programming The value, 0x01C2BBC76403, corresponds to the contents of the Si570 s registers, 7 to 12:
30 ML605 FMC Si570 Programming Extract the HS_DIV and N1 values from 0x01C2BBC76403: HS_DIV = 0b000 which corresponds to 4 N1 = 0b which corresponds to 8
31 ML605 FMC Si570 Programming Extract the RFREQ value from 0x01C2BBC76403: 02BBC76403
32 ML605 FMC Si570 Programming Open the Window Calculator Set to Scientific and Hex mode:
33 ML605 FMC Si570 Programming Enter or paste the RFREQ value, 02BBC76403: Convert it to Decimal
34 ML605 FMC Si570 Programming Divide by 2^28 This is the value for RFREQ:
35 ML605 FMC Si570 Programming For this equation, Fout = RFREQ = HSDIV = 4 N1 = 8 Fout x HSDIV x N1 = 5000 fxtal = 5000 / RFREQ
36 ML605 FMC Si570 Programming For this equation, Divide by 5000 Take the reciprocal fxtal = Ctrl-C to copy this value
37 ML605 FMC Si570 Programming Open the SiLabs Programmable Oscillator Calculator Select the Si570 and click OK
38 ML605 FMC Si570 Programming Select Options -> Advanced
39 ML605 FMC Si570 Programming Paste in the value of fxtal The calculator will round the number appropriately Click OK
40 ML605 FMC Si570 Programming Enter and click the Apply Definition button
41 ML605 FMC Si570 Programming Set the new frequency to 200 MHz and click the Create Example button
42 ML605 FMC Si570 Programming Under the summary tab, the new register configurations are shown The startup register configurations will vary slightly from the actual device power-on programming
43 ML605 FMC Si570 Programming Press a key to begin entering the newly calculated values When done, press w
44 ML605 FMC Si570 Programming FMC Si570 has been successfully updated
45 ML605 FMC Si570 Programming The XM101 board on the ML605 FMC LPC now shows 200 MHz
46 ML605 with FMC XM Boards
47 ML605 with FMC XM Boards ML605 with XM101 on the FMC HPC port
48 ML605 with FMC XM Boards ML605 with XM101 on the FMC LPC port
49 ML605 with FMC XM Boards ML605 with XM104 on the FMC HPC port
50 ML605 with FMC XM Boards ML605 with XM104 on the FMC LPC port Note: There is no connection to the FMC GBT1 clock on the FMC LPC port
51 ML605 with FMC XM Boards ML605 with XM105 on the FMC HPC port
52 ML605 with FMC XM Boards ML605 with XM105 on the FMC LPC port
53 ML605 FMC Si570 Fixed Frequency
54 ML605 FMC Si570 Fixed Frequency Overview Description The FMC modules, XM101, XM104, and XM105 have a Silicon Labs Si570 Programmable Oscillator that defaults to MHz. Via a series of bitstreams, the frequency of this device can be changed. This tutorial shows how to change the output frequency of these devices.
55 ML605 FMC Si570 Fixed Frequency Attach your FMC board (XM101, XM104, or XM105) to either the FMC HPC or the FMC LPC expansion ports on the ML605 Turn ML605 power off while installing the FMC boards
56 ML605 FMC Si570 Fixed Frequency Open ChipScope Pro and select JTAG Chain -> Xilinx Platform USB Cable (1) Verify 12 MHz operation and click OK (2) 1 2
57 ML605 FMC Si570 Fixed Frequency Click OK (1) 1
58 ML605 FMC Si570 Fixed Frequency Right-click DEV:0 MyDevice0 (XC6VLX240T) and select Configure Select fmc_frequency_monitor.bit
59 ML605 FMC Si570 Fixed Frequency Select File Open Project Select <Design Path>\ready_for_download\ ml605_fmc_si570_programming.cpj
60 ML605 FMC Si570 Fixed Frequency The VIO Console will now show 200 MHz for the system clock, and 66 MHz for the User Clock An XM101 board on the FMC HPC port shows MHz on FMC_HPC_CLK0
61 ML605 FMC Si570 Fixed Frequency Right-click DEV:0 MyDevice0 (XC6VLX240T) and select Configure Select a bitstream that matches your FMC port / FMC Board configuration; e.g. set_19.440_mhz_si570_hpc_xm101_xm104.bit, etc. Select <Design Path>\ready_for_download\<bitstream>
62 Changing FMC Si570 from to MHz Si570_0 has been successfully updated to MHz
63 ML605 FMC Si570 Fixed Frequency The XM101 board on the FMC LPC port now shows ~ MHz
64 Other Fixed Frequencies The fixed frequency bitstreams include: MHz for OC MHz for OC MHz for OC MHz for 100Gbe/ MHz for 100Gbe/ MHz for OTU MHz for OTU-4/ MHz for OC MHz for OTU MHz for OC MHz for OTU-1 Note: cycling power on the board restores the original MHz programming
65 References
66 References FMC XM101 Documentation FMC XM101 LVDS QSE Mezzanine Card FMC XM101 LVDS QSE Mezzanine Card User Guide FMC XM104 Documentation FMC XM104 Connectivity Card FMC XM104 Connectivity Card User Guide FMC XM105 Documentation FMC XM105 Debug Card FMC XM105 Debug Card User Guide
67 References Silicon Labs Si570 Data Sheet ChipScope Pro ChipScope Pro Software and Cores User Guide xilinx13_4/chipscope_pro_sw_cores_ug029.pdf
68 Documentation
69 Documentation Virtex-6 Virtex-6 FPGA Family ML605 Documentation Virtex-6 FPGA ML605 Evaluation Kit ML605 Getting Started Guide ML605 Hardware User Guide ML605 Reference Design User Guide
ZC702 Si570 Programming June 2012
June 2012 XTP181 Revision History Date Version Description 05/25/12 1.0 Initial version for 14.1. Copyright 2012 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, the Brand Window and other designated
More informationKC705 Si570 Programming
KC705 Si570 Programming March 2012 Copyright 2012 Xilinx XTP186 Revision History Date Version Description 03/02/12 13.4 Initial version. Copyright 2012 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx
More informationML605 Restoring Flash Contents
ML605 Restoring Flash Contents March 2011 Copyright 2011 Xilinx XTP055 Revision History Date Version Description 03/01/11 13.1 Regenerated contents for 13.1. 12/21/10 12.4 Regenerated contents for 12.4.
More informationKC705 Si5324 Design October 2012
KC705 Si5324 Design October 2012 XTP188 Revision History Date Version Description 10/23/12 4.0 Recompiled for 14.3. 07/25/12 3.0 Recompiled for 14.2. Added AR50886. 05/08/12 2.0 Recompiled for 14.1. 02/14/12
More informationKC705 GTX IBERT Design Creation October 2012
KC705 GTX IBERT Design Creation October 2012 XTP103 Revision History Date Version Description 10/23/12 4.0 Regenerated for 14.3. 07/25/12 3.0 Regenerated for 14.2. Added AR50886. 05/30/12 2.1 Minor updates.
More informationML605 Built-In Self Test Flash Application
ML605 Built-In Self Test Flash Application July 2011 Copyright 2011 Xilinx XTP056 Revision History Date Version Description 07/06/11 13.2 Up-rev 13.1 BIST Design to 13.2. 03/01/11 13.1 Up-rev 12.4 BIST
More informationML605 GTX IBERT Design Creation
ML605 GTX IBERT Design Creation December 2010 Copyright 2010 Xilinx XTP046 Revision History Date Version Description 12/21/10 12.4 Recompiled under 12.4. 10/05/10 12.3 Recompiled under 12.3. AR36576 fixed.
More informationML631 U2 DDR3 MIG Design Creation
ML631 U2 DDR3 MIG Design Creation March 2012 Copyright 2012 Xilinx XTP129 Revision History Date Version Description 03/16/12 13.4 Updated for 13.4 10/26/11 13.3 Updated for 13.3. 08/30/11 13.2 Initial
More informationML631 U1 DDR3 MIG Design Creation
ML631 U1 DDR3 MIG Design Creation October 2011 Copyright 2011 Xilinx XTP112 Revision History Date Version Description 10/26/11 13.3 Updated for 13.3. 08/30/11 13.2 Initial version. Copyright 2011 Xilinx,
More informationML605 Built-In Self Test Flash Application
ML605 Built-In Self Test Flash Application October 2010 Copyright 2010 Xilinx XTP056 Revision History Date Version Description 10/05/10 12.3 Up-rev 12.2 BIST Design to 12.3. Added AR38127 Added AR38209
More informationSP605 Standalone Applications
SP605 Standalone Applications July 2011 Copyright 2011 Xilinx XTP064 Revision History Date Version Description 07/06/11 13.2 Up-rev 13.1 GPIO_HDR Design to 13.2. 03/01/11 13.1 Up-Rev 12.4 GPIO_HDR Design
More informationAC701 Built-In Self Test Flash Application April 2015
AC701 Built-In Self Test Flash Application April 2015 XTP194 Revision History Date Version Description 04/30/14 11.0 Recompiled for 2015.1. Removed Ethernet as per CR861391. 11/24/14 10.0 Recompiled for
More informationVCU110 Software Install and Board Setup October 2015
VCU110 Software Install and Board Setup October 2015 XTP380 Revision History Date Version Description 11/20/15 1.2 Modified to match VCU110 Kit hardware. 10/22/15 1.1 Added ExaMax and Interlaken setup.
More informationKC705 Ethernet Design Creation October 2012
KC705 Ethernet Design Creation October 2012 XTP147 Revision History Date Version Description 10/23/12 4.0 Regenerated for 14.3. 07/25/12 3.0 Regenerated for 14.2. Added AR50886. 05/08/12 2.0 Regenerated
More informationVCU108 Built In Test July 2015
VCU108 Built In Test July 2015 XTP361 Revision History Date Version Description 07/15/15 2.0 Updated for 2015.2. 06/30/15 1.0 Initial version for 2015.1. Copyright 2015 Xilinx, Inc. All Rights Reserved.
More informationSP605 GTP IBERT Design Creation
SP605 GTP IBERT Design Creation October 2010 Copyright 2010 Xilinx XTP066 Revision History Date Version Description 10/05/10 12.3 Recompiled under 12.3. ARs Present in Spartan-6 IBERT Design: AR36775 Delay
More informationSP605 Built-In Self Test Flash Application
SP605 Built-In Self Test Flash Application March 2011 Copyright 2011 Xilinx XTP062 Revision History Date Version Description 03/01/11 13.1 Up-rev 12.4 BIST Design to 13.1. 12/21/10 12.4 Up-rev 12.3 BIST
More informationML605 PCIe x8 Gen1 Design Creation
ML605 PCIe x8 Gen1 Design Creation October 2010 Copyright 2010 Xilinx XTP044 Revision History Date Version Description 10/05/10 12.3 Recompiled under 12.3. AR35422 fixed; included in ISE tools. 07/23/10
More informationAC701 Ethernet Design Creation June 2014
AC701 Ethernet Design Creation June 2014 XTP223 Revision History Date Version Description 06/09/14 8.0 Regenerated for 2014.2. 04/16/14 6.0 Regenerated for 2014.1. 12/18/13 5.0 Regenerated for 2013.4.
More informationZC706 Built-In Self Test Flash Application April 2015
ZC706 Built-In Self Test Flash Application April 2015 XTP242 Revision History Date Version Description 04/30/15 11.0 Recompiled for 2015.1. 11/24/14 10.0 Recompiled for 2014.4. 10/08/14 9.0 Recompiled
More informationAC701 Ethernet Design Creation October 2014
AC701 Ethernet Design Creation October 2014 XTP223 Revision History Date Version Description 10/08/14 9.0 Regenerated for 2014.3. 06/09/14 8.0 Regenerated for 2014.2. 04/16/14 6.0 Regenerated for 2014.1.
More informationZC706 GTX IBERT Design Creation June 2013
ZC706 GTX IBERT Design Creation June 2013 XTP243 Revision History Date Version Description 06/19/13 4.0 Recompiled for Vivado 2013.2. 04/16/13 3.1 Added AR54225. 04/03/13 3.0 Recompiled for 14.5. 01/18/13
More informationZC706 GTX IBERT Design Creation November 2014
ZC706 GTX IBERT Design Creation November 2014 XTP243 Revision History Date Version Description 11/24/14 10.0 Regenerated for 2014.4. 10/08/14 9.0 Regenerated for 2014.3. 06/09/14 8.0 Regenerated for 2014.2.
More informationKC705 PCIe Design Creation with Vivado August 2012
KC705 PCIe Design Creation with Vivado August 2012 XTP197 Revision History Date Version Description 08/20/12 1.0 Initial version. Added AR50886. Copyright 2012 Xilinx, Inc. All Rights Reserved. XILINX,
More informationVCU110 GT IBERT Design Creation
VCU110 GT IBERT Design Creation June 2016 XTP374 Revision History Date Version Description 06/08/16 4.0 Updated for 2016.2. 04/13/16 3.0 Updated for 2016.1. Updated for Production Kit. 02/03/16 2.1 Updated
More informationSP605 MultiBoot Design
SP605 MultiBoot Design October 2010 Copyright 2010 Xilinx XTP059 Revision History Date Version Description 10/05/10 12.3 Recompiled under 12.3. 07/23/10 12.2 Recompiled under 12.2. Copyright 2010 Xilinx,
More informationISE Tutorial. Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications. UG750 (v14.4) December 18, 2012
ISE Tutorial Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications UG750 (v14.4) December 18, 2012 Xilinx is disclosing this user guide, manual, release note, and/or specification
More informationUsing Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications. UG750 (v12.3) November 5, 2010
Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications UG750 (v12.3) November 5, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the
More informationISE Tutorial: Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications
ISE Tutorial: Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications This tutorial document was last validated using the following software version: ISE Design Suite 14.5
More informationSP601 Standalone Applications
SP601 Standalone Applications December 2009 Copyright 2009 Xilinx XTP053 Note: This presentation applies to the SP601 Overview Xilinx SP601 Board Software Requirements SP601 Setup Multi-pin Wake-up GPIO
More informationSP605 GTP IBERT Design Creation
SP605 GTP IBERT Design Creation January 2010 Copyright 2009, 2010 Xilinx XTP066 Note: This Presentation applies to the SP605 SP605 IBERT Overview Xilinx SP605 Board Software Requirements Setup for the
More informationMicroZed: Hello World. Overview. Objectives. 23 August 2013 Version 2013_2.01
23 August 2013 Version 2013_2.01 Overview Once a Zynq Hardware Platform is created and exported from Vivado, the next step is to create an application targeted at the platform and see it operating in hardware.
More informationML623 IBERT Getting Started Guide (ISE 13.4) UG725 (v6.0) February 29, 2012
ML623 IBERT Getting Started Guide (ISE 13.4) Copyright 2010 2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks
More informationISim Hardware Co-Simulation Tutorial: Accelerating Floating Point Fast Fourier Transform Simulation
ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point Fast Fourier Transform Simulation UG817 (v 13.2) July 28, 2011 Xilinx is disclosing this user guide, manual, release note, and/or specification
More informationML605 PCIe x8 Gen1 Design Creation
ML605 PCIe x8 Gen1 Design Creation March 2010 Copyright 2010 Xilinx XTP044 Note: This presentation applies to the ML605 Overview Virtex-6 PCIe x8 Gen1 Capability Xilinx ML605 Board Software Requirements
More informationVTR-S1000. Quick-Start Guide. - Decoder Kit. Evaluation and Product Development Platform. Revision SOC Technologies Inc.
VTR-S1000 Evaluation and Product Development Platform Quick-Start Guide - Decoder Kit Revision 1.0 2017.03.29 2017 SOC Technologies Inc. SOC is disclosing this user manual (the "Documentation") to you
More informationSP601 Built-In Self Test Flash Application
SP601 Built-In Self Test Flash Application December 2009 Copyright 2009 Xilinx XTP041 Note: This presentation applies to the SP601 Overview Xilinx SP601 Board Software Requirements SP601 Setup SP601 BIST
More informationSpartan-6 LX9 MicroBoard Embedded Tutorial. Tutorial 5 Embedded Chipscope Debugging
Spartan-6 LX9 MicroBoard Embedded Tutorial Tutorial 5 Embedded Chipscope Debugging Version 13.1.01 Revision History Version Description Date 13.1.01 Initial release for EDK 13.1 5/17/2011 Table of Contents
More informationISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation
ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation UG817 (v13.3) November 11, 2011 Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation
More informationChipScope Pro Software and Cores User Guide
ChipScope Pro Software and Cores User Guide (ChipScope Pro Software v7.1i) R Xilinx is disclosing this Document and Intellectual Property (hereinafter the Design ) to you for use in the development of
More informationVivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator
Vivado Design Suite Tutorial Designing IP Subsystems Using IP Integrator Notice of Disclaimer The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of
More informationSATA Storage Duplicator Instruction on KC705 Rev Sep-13
SATA Storage Duplicator Instruction on KC705 Rev1.0 24-Sep-13 This document describes the step to run SATA Duplicator Demo for data duplication from one SATA disk to many SATA disk by using Design Gateway
More informationSpartan-6 and Virtex-6 FPGA Embedded Kit FAQ
Spartan-6 and Virtex-6 FPGA FAQ February 5, 2009 Getting Started 1. Where can I purchase an Embedded kit? A: You can purchase your Spartan-6 and Virtex-6 FPGA Embedded kits online at: Spartan-6 FPGA :
More informationUsing the ZC706 Zynq evaluation kit
EXOSTIV Using the ZC706 Zynq evaluation kit Rev. 1.0.2 - November 6, 2017 http://www.exostivlabs.com 1 Table of Contents EXOSTIV using the ZC706 kit...3 Introduction...3 Using EXOSTIV with ZC706 evaluation
More informationSP605 MIG Design Creation
SP605 MIG Design Creation December 2009 Copyright 2009 Xilinx XTP060 Note: This presentation applies to the SP605 Overview Spartan-6 Memory Controller Block Xilinx SP605 Board Software Requirements SP605
More informationML623 IBERT Getting Started Guide (ISE 12.1) UG725 (v2.0.1) January 28, 2011
ML623 IBERT Getting Started Guide (ISE 12.1) Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation ) to you solely for use in the development of designs to
More informationVivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator
Vivado Design Suite Tutorial Designing IP Subsystems Using IP Integrator Notice of Disclaimer The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of
More informationVTR-2000 Evaluation and Product Development Platform. Instruction Sheet SOC Technologies Inc.
VTR-2000 Evaluation and Product Development Platform Instruction Sheet 2015 SOC Technologies Inc. SOC is disclosing this user manual (the "Documentation") to you solely for use in the development of designs
More informationFigure 1 TCL Used to Initialize PS
MicroZed: FSBL and Boot from QSPI and SD Card: 6 September 2013 Version 2013_2.02 Overview Thus far, we have relied on the tools to configure the Zynq PS properly. Although it wasn t explicitly pointed
More informationFMC-MCM-1000 Evaluation and Product Development Platform. Instruction Sheet SOC Technologies Inc.
FMC-MCM-1000 Evaluation and Product Development Platform Instruction Sheet 2013 SOC Technologies Inc. SOC is disclosing this user manual (the "Documentation") to you solely for use in the development of
More informationGetting Started with the PowerPC and MicroBlaze Development Kit - Virtex-4 FX12 Edition. UG092 (v1.6) June 2, 2008
Getting Started with the PowerPC and MicroBlaze Development Kit - Virtex-4 FX12 Edition UG092 (v1.6) June 2, 2008 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter the Design
More informationML623 IBERT Getting Started Guide (ISE 13.2) UG725 (v5.0) July 6, 2011
ML623 IBERT Getting Started Guide (ISE 13.2) Copyright 2010 2011 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks
More informationAccelDSP Synthesis Tool
AccelDSP Synthesis Tool Release Notes R R Xilinx is disclosing this Document and Intellectual Property (hereinafter the Design ) to you for use in the development of designs to operate on, or interface
More informationQuick Front-to-Back Overview Tutorial
Quick Front-to-Back Overview Tutorial PlanAhead Design Tool This tutorial document was last validated using the following software version: ISE Design Suite 14.5 If using a later software version, there
More informationVTR-4000B Evaluation and Product Development Platform. User Guide SOC Technologies Inc.
VTR-4000B Evaluation and Product Development Platform User Guide 2016 SOC Technologies Inc. SOC is disclosing this user manual (the "Documentation") to you solely for use in the development of designs
More informationSP623 IBERT Getting Started Guide (ISE 13.4) UG752 (v6.0) February 29, 2012
SP623 IBERT Getting Started Guide (ISE 13.4) Copyright 2010 2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks
More informationHardware In The Loop (HIL) Simulation for the Zynq-7000 All Programmable SoC Author: Umang Parekh
Application Note: Zynq-7000 AP SoC XAPP744 (v1.0.2) November 2, 2012 Hardware In The Loop (HIL) Simulation for the Zynq-7000 All Programmable SoC Author: Umang Parekh Summary The Zynq -7000 All Programmable
More informationPlanAhead Software Tutorial
PlanAhead Software Tutorial RTL Design and IP Generation The information disclosed to you hereunder (the Information ) is provided AS-IS with no warranty of any kind, express or implied. Xilinx does not
More informationMultiBoot and Fallback Using ICAP in UltraScale+ FPGAs
XAPP1296 (v1.0) June 23, 2017 Application Note: UltraScale+ FPGAs MultiBoot and Fallback Using ICAP in UltraScale+ FPGAs Author: Guruprasad Kempahonnaiah Summary This application note describes a key feature
More informationSOC is disclosing this user manual (the "Documentation") to you solely for use in the development of designs to operate with SOC hardware devices. You
VTR-4000C Evaluation and Product Development Platform Quick-Start Guide - Encoder Kit Revision 1.0 2017 SOC Technologies Inc SOC is disclosing this user manual (the "Documentation") to you solely for use
More informationVirtex-6 FPGA ML605 Evaluation Kit FAQ June 24, 2009
Virtex-6 FPGA ML605 Evaluation Kit FAQ June 24, 2009 Getting Started Q: Where can I purchase a kit? A: Once the order entry is open, you can purchase your ML605 kit online at: http://www.xilinx.com/onlinestore/v6_boards.htm
More informationVirtual Input/Output v3.0
Virtual Input/Output v3.0 LogiCORE IP Product Guide Vivado Design Suite Table of Contents IP Facts Chapter 1: Overview Feature Summary..................................................................
More informationHierarchical Design Using Synopsys and Xilinx FPGAs
White Paper: FPGA Design Tools WP386 (v1.0) February 15, 2011 Hierarchical Design Using Synopsys and Xilinx FPGAs By: Kate Kelley Xilinx FPGAs offer up to two million logic cells currently, and they continue
More informationEXOSTIV Dashboard Hands-on - MICA board
EXOSTIV Dashboard Hands-on - MICA board Rev. 1.0.5 - October 18, 2017 http://www.exostivlabs.com 1 Table of Contents EXOSTIV Dashboard Hands-on...3 Introduction...3 EXOSTIV for Xilinx FPGA Overview...3
More informationVirtex 6 FPGA Broadcast Connectivity Kit FAQ
Getting Started Virtex 6 FPGA Broadcast Connectivity Kit FAQ Q: Where can I purchase a kit? A: Once the order entry is open, you can purchase your Virtex 6 FPGA Broadcast Connectivity kit online or contact
More informationVirtex-6 FPGA GTX Transceiver OTU1 Electrical Interface
Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface Characterization Report Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for
More informationSpartan -6 LX9 MicroBoard Web Connectivity On Ramp Tutorial
Spartan -6 LX9 MicroBoard Web Connectivity On Ramp Tutorial Version 13.2.01 Revision History Version Description Date 13.2.01 Initial release with support for ISE 13.2 tools Aug. 10, 2011 Page 2 of 30
More informationVivado Design Suite Tutorial:
Vivado Design Suite Tutorial: Programming and Debugging Notice of Disclaimer The information disclosed to you hereunder (the Materials ) is provided solely for the selection and use of Xilinx products.
More informationISE Simulator (ISim) In-Depth Tutorial. UG682 (v 13.1) March 1, 2011
ISE Simulator (ISim) In-Depth Tutorial Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate
More informationStickIt! MPU-9150 Manual. How to install and use your new StickIt! MPU-9150 Module
StickIt! MPU-9150 Manual How to install and use your new StickIt! MPU-9150 Module XESS is disclosing this Document and Intellectual Property (hereinafter the Design ) to you for use in the development
More informationAXI4 Interconnect Paves the Way to Plug-and-Play IP
White Paper: Virtex-6 and Spartan-6 FPGAs WP379 (v1.0) October 5, 2010 4 Interconnect Paves the Way to Plug-and-Play IP By: Navanee Sundaramoorthy, Navneet Rao, and Tom Hill In the past decade, the size
More informationVirtex-4 PowerPC Example Design. UG434 (v1.2) January 17, 2008
Virtex-4 PowerPC Example Design R R 2007-2008 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks
More informationSP623 IBERT Getting Started Guide (ISE 13.1) UG752 (v4.0) May 5, 2011
SP623 IBERT Getting Started Guide (ISE 13.1) Copyright 2010 2011 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks
More informationPetaLinux SDK User Guide. Eclipse Plugin Guide
PetaLinux SDK User Guide Notice of Disclaimer The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted
More informationAvnet Zynq Mini Module Plus Embedded Design
Avnet Zynq Mini Module Plus Embedded Design Version 1.0 May 2014 1 Introduction This document describes a Zynq standalone OS embedded design implemented and tested on the Avnet Zynq Mini Module Plus. 2
More informationVivado Design Suite Tutorial
Vivado Design Suite Tutorial Designing IP Subsystems Using IP Integrator Revision History Date Version Revision 11/19/2014 2014.4 Validated with this release. 10/01/2014 2014.3 Validated with this release.
More informationPico ChipScope Documentation
Pico ChipScope Documentation Contents 1 Disclaimer 1 2 Overview 1 3 Firmware 2 4 Pico Module 6 4.1 M-503 Cables...................................................... 6 4.2 M-505 Cables......................................................
More informationH264 Encoder Codec. API Specification. 04/27/2017 Revision SOC Technologies Inc.
H264 Encoder Codec API Specification 04/27/2017 Revision 1.7 2017 SOC Technologies Inc. SOC is disclosing this user manual (the Documentation ) to you solely for use in the development of designs to operate
More informationDisassemble the machine code present in any memory region. Single step through each assembly language instruction in the Nios II application.
Nios II Debug Client This tutorial presents an introduction to the Nios II Debug Client, which is used to compile, assemble, download and debug programs for Altera s Nios II processor. This tutorial presents
More informationI/O Pin Planning Tutorial. PlanAhead Design Tool
I/O Pin Planning Tutorial PlanAhead Design Tool Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation ) to you solely for use in the development of designs
More informationVivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator
Vivado Design Suite Tutorial Designing IP Subsystems Using IP Integrator Notice of Disclaimer The information disclosed to you hereunder (the Materials ) is provided solely for the selection and use of
More informationSATA-IP Bridge Demo Instruction on AC701 Rev1.0 9-May-14
SATA-IP Bridge Demo Instruction on AC701 Rev1.0 9-May-14 This document describes SATA-IP Bridge evaluation procedure using bit file from Bridge reference design on AC701 board. 1 Environment For real board
More informationML623 Virtex-6 FPGA GTX Transceiver Characterization Board User Guide. UG724 (v1.1) September 15, 2010
ML623 Virtex-6 FPGA GTX Transceiver Characterization Board User Guide Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation ) to you solely for use in the
More informationISim Hardware Co-Simulation Tutorial: Processing Live Ethernet Traffic through Virtex-5 Embedded Ethernet MAC
ISim Hardware Co-Simulation Tutorial: Processing Live Ethernet Traffic through Virtex-5 Embedded Ethernet MAC UG819 (v 13.1) March 18, 2011 Xilinx is disclosing this user guide, manual, release note, and/or
More informationRTL and Technology Schematic Viewers Tutorial. UG685 (v13.1) March 1, 2011
RTL and Technology Schematic Viewers Tutorial The information disclosed to you hereunder (the Information ) is provided AS-IS with no warranty of any kind, express or implied. Xilinx does not assume any
More informationISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation
ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation UG817 (v 14.3) October 16, 2012 This tutorial document was last validated using the following software version: ISE Design
More informationVivado Design Suite User Guide. Designing IP Subsystems Using IP Integrator
Vivado Design Suite User Guide Designing IP Subsystems Using IP Integrator Notice of Disclaimer The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use
More informationHDMI to FMC Module User Guide
HDMI to FMC Module User Guide Rev. 1.0.37-17 September 2015 http://www.exostivlabs.com 1 Table of Contents HMDI to FMC Module...3 Introduction...3 Features...3 Physical Dimensions...4 HDMI Connector...4
More informationZynq-7000 Platform Software Development Using the ARM DS-5 Toolchain Author: Simon George and Prushothaman Palanichamy
Application Note: Zynq-7000 All Programmable SoC XAPP1185 (v1.0) November 18, 2013 Zynq-7000 Platform Software Development Using the ARM DS-5 Toolchain Author: Simon George and Prushothaman Palanichamy
More informationPlanAhead Software Tutorial
UG 677 (v 12.1.1) May 11, 2010 Xilinx is disclosing this Document and Intellectual Property (hereinafter the Design ) to you for use in thedevelopment of designs to operate on, or interface with Xilinx
More informationVirtex-7 FPGA VC7215 Characterization Kit IBERT
Virtex-7 FPGA VC7215 Characterization Kit IBERT Getting Started Guide Vivado Design Suite 2013.3 DISCLAIMER The information disclosed to you hereunder (the Materials ) is provided solely for the selection
More informationXilinx Personality Module (XPM) Interface Specification
Xilinx Personality Module (XPM) Interface Specification For RocketIO MGT and LVDS Access R Xilinx is disclosing this Specification to you solely for use in the development of designs to operate on Xilinx
More informationMAXREFDES44# MicroZed Quick Start Guide
MAXREFDES44# MicroZed Quick Start Guide Rev 0; 5/15 Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit
More informationVideo Input/Output Demonstration for Trenz TE , TE CF, TE QF, TE IF and Avnet HDMI Input/Output FMC Module
Application Note Video Input/Output Demonstration for Trenz TE0701-05, TE0720-02-1CF, TE0720-02-1QF, TE0720-02-2IF and Avnet HDMI Input/Output FMC Module Designed with Xilinx Vivado 2015.2 Lukáš Kohout,
More informationPlanAhead Software Tutorial
PlanAhead Software Tutorial I/O Pin Planning The information disclosed to you hereunder (the Information ) is provided AS-IS with no warranty of any kind, express or implied. Xilinx does not assume any
More informationPlanAhead Software Tutorial
PlanAhead Software Tutorial Team Design NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the Information ) is provided AS-IS with no warranty of any kind, express or implied. Xilinx does
More informationFigure 1. CP2108 USB-to-Quad UART Bridge Controller Evaluation Board
CP2108 EVALUATION KIT USER S GUIDE 1. Introduction The CP2108 is a highly integrated USB-to-Quad-UART Bridge Controller providing a simple solution for updating RS-232/RS-485 designs to USB using a minimum
More informationLogiCORE IP 3GPP LTE Turbo Encoder v1.0 Bit-Accurate C Model. 3GPP LTE Turbo. [optional] UG490 (v1.0) April 25, 2008 [optional]
LogiCORE IP 3GPP LTE Turbo Encoder v1.0 Bit-Accurate C Model LogiCORE IP 3GPP LTE Turbo Encoder v1.0 [Guide User Guide Subtitle] [optional] [optional] R R Xilinx is disclosing this user guide, manual,
More informationISim In-Depth Tutorial. UG682 (v13.4) January 18, 2012
ISim In-Depth Tutorial Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx
More informationDual Processor Reference Design Suite Author: Vasanth Asokan
Application Note: Embedded Processing XAPP996 (v1.3) October 6, 2008 Dual Processor eference Design Suite Author: Vasanth Asokan Summary This is the Xilinx Dual Processor eference Designs suite. The designs
More information