Using COTS at the LHC: Building on Space Experience

Size: px
Start display at page:

Download "Using COTS at the LHC: Building on Space Experience"

Transcription

1 Using COTS at the LHC: Building on Space Experience James D. Kinnison David R. Roth The Johns Hopkins University Applied Physics Laboratory Presentation Outline Introductory Remarks Environment Comparison Basic Effects in COTS COTS Issues Hardness Assurance Mitigation Strategies jdk 9/13/99 2

2 What is COTS? Competing Definitions x Anything you can buy from a catalog x If it has a part number and a data sheet, it s COTS x No special requirements or added specifications x Systems and components not specifically designed for mil/aero applications x Emphasizes high volume manufacturing and commercial electronics or automotive use x COTS are those things we couldn t use before jdk 9/13/99 3 COTS In This Talk COTS are: x Standard items available from a manufacturer x Not designed for radiation environment, but may have some specified tolerance x Usually black boxes to the user x Not tweaked or modified for the user jdk 9/13/99 4 Space Experience Marketplace Changes x Spacecraft are becoming commodities x Emphasis is reducing cost x More science x Stimulate space business ventures x Cost savings from: x Cheaper vehicles x Smaller, more capable systems x Simpler operations jdk 9/13/99 5

3 Space Experience Dilemma: x Demand for spacecraft components is flat x Consumer electronics market offers higher profit per man-year of labor x Result is fewer devices available which are designed for the space market Yet the need for high performance systems in space is higher than ever! jdk 9/13/99 6 Space Experience COTS Cases x Choice between hard part and related unhardened commercial device x Survivability vs. performance x COTS sometimes provide mission-enabling performance x Usually no radiation tolerant alternative x COTS vs. equivalent mil/aero part x Traditional hard military part often cheaper when qualification costs are considered jdk 9/13/99 7 Space Experience Example: Microprocessors in space x COTS processors usually 3 generations or so ahead of rad-hard mil-aero technology x Clones of existing commercial processors usually aren t exact copies x Advanced commercial tools usually not available for hardened technology x SEE mitigation for COTS is complex x EDAC, watchdog circuits, triple voting, etc. jdk 9/13/99 8

4 Space Experience Risk Elimination x No risk is acceptable x Usually managed at the lowest level x Example: environmental risk in ICs x Often driven to proven technology x Demands technology demonstration flights x Can be mission or capability limiting x Upside - systems generally work jdk 9/13/99 9 Space Experience Risk Management x Mission must not fail - all else is negotiable x Low levels may be risky, but risks are mitigated at next higher level x Often provides mission enabling technology x Reality: not a new idea x We can never eliminate risk, and so these ideas have been used in every piece of engineering jdk 9/13/99 10 Space Experience Risk Management Methodology x State the problem and proposed solutions x Quantify the risk, if possible x Know the impact of the risk x Decide if the risk is acceptable x Mitigate? x Eliminate? x Implement the optimum solution jdk 9/13/99 11

5 LHC Experience COTS Use x Many of the same problems x Small market x Specialized needs, especially radiation x Need for high performance x Unique Issues: x Many different independent groups x Wide variety of parts and subsystems x No equivalent of a prime contractor? jdk 9/13/99 12 Environment Comparison Space Radiation x Charged particles x TID, SEE, Displacement Aircraft Radiation x Neutrons x Neutron SEE LHC Radiation x Neutrons, gamma x TID, Neutron SEE, Displacement Physical Char. x -55 to 125 C x Launch vibration Physical Char. x Controlled, 0-70C x Some vibration Physical Char. x Controlled, 0-70 C x No Vibration Repair/Upgrade x Usually, none Repair/Upgrade x Cost driven Repair/Upgrade x Undesirable jdk 9/13/99 13 LHC Radiation Total Ionizing Dose x 10 krad - 10 Mrad, depending on location x Mostly gamma dose Neutron Exposure x n/cm 2 x Single event effects x Displacement damage jdk 9/13/99 14

6 Basic Mechanisms and Macroscopic Effects Total Dose in COTS Pre-Rad Post-Rad I Pre-Rad. Post Rad. Vth jdk 9/13/99 16 Total Dose in COTS ELDRS Effect x Hardness is dose rate dependent x Lateral PNP transistors are more sensitive than others at low dose rate x At space rates, lateral PNPs are softer than at test chamber rates x Temperature confounds the effect x Serious implications for test fidelity in space applications jdk 9/13/99 17

7 Total Dose in COTS Threshold Voltage (V) n-channel p-channel Radiation Dose (rad) jdk 9/13/99 18 Total Dose in COTS Microscopic Effects x Slower gate switching speeds x Increased leakage currents x Threshold voltage shifts jdk 9/13/99 19 Total Dose in COTS Macroscopic Effects x Analog and Mixed-Signal Parts x Supply current, leakage currents increase x Offset voltage increases x Gain decreases x Converter non-linearity increases x PSRR, CMRR increases x Reference voltages change jdk 9/13/99 20

8 Total Dose in COTS Macroscopic Effects x Digital Parts x Supply currents, input leakage increase x Timing slows down x DRAM data retention time decreases x Charge pumps fail x Transistor threshold voltages shift, so logic gates get stuck in one state jdk 9/13/99 21 Total Dose in COTS Macroscopic Effects x Digital CMOS x Typically 1-50 krads x Analog MOS x 1-30 krads (depending on application) x Bipolar x krads x ELDRS effect may not be an LHC issue jdk 9/13/99 22 Total Dose in COTS Macroscopic Effects x Boards and Systems x Strongly dependent on board design x Often observe increased supply current x In many cases, board works until it just quits x May be possible to find reduced operation that continues to work at higher doses. jdk 9/13/99 23

9 Displacement in COTS Frenkel Pair vacancy interstitial Pre Rad Post Rad jdk 9/13/99 24 Displacement in COTS Microscopic Effects x Neutron interacts with silicon nucleus x Dislocates atom x Formation of a Frenkel Pair which can be thought of as a recombination center x Vacancy and interstitial cause unwanted quantum states in band gap x Changes carrier flow jdk 9/13/99 25 Displacement in COTS Macroscopic Effects x Mostly an issue for photonic or optoelectronics x Lasers, LEDs x Opto-isolators, including DC-DC converters x CCDs, similar detectors x Bipolar electronics x Decreases output power of light sources x Reduces charge collection in receivers x Increases leakage (or dark) current jdk 9/13/99 26

10 Displacement in COTS Damage Equivalence x Test data usually taken with mono-energetic, unidirectional beams x We need a way to convert a spectrum into a single equivalent fluence of a standard particle < e ³ K(E)<(E)dE jdk 9/13/99 27 Displacement in COTS Damage Equivalence Factors in Si Omnidirectional Proton to Unidirection 10 MeV Proton mils 1 mil 2 3 mil 6 mil 12 mil 20 mil Proton Energy (MeV) jdk 9/13/99 28 Displacement in COTS Neutron Irradiation of LEDs ma 30 ma 40 ma OutputPow er(pw ) MeV Neutron Fluence (x10 10 cm -2 ) jdk 9/13/99 29

11 SEE in COTS Microscopic Effects x Neutron interacts with silicon nucleus x Charged secondaries deposit charge x Collected charge pulse causes effect x Fundamentally a statistical process + - n 0 jdk 9/13/99 30 SEE in COTS Macroscopic Effects x Destructive Effects x Latchup, gate rupture, burnout x Neutrons do not generally cause these x Non-Destructive Effects x Upset, functional interrupt, transient x Most likely neutron effects jdk 9/13/99 31 SEE in COTS Single Event Upset x Change in state of a memory element x System-level manifestations depend on application Single Event Functional Interrupt x Upset places device in an ill-defined condition x Sometimes requires power cycle to clear jdk 9/13/99 32

12 SEE in COTS Example: DRAM x Upset Modes x Cell upset x Address error x Data latch error x Functional Interrupt Modes x Spare memory area x Built-in test mode jdk 9/13/99 33 SEE in COTS Example: Microprocessor x Upset Modes x Data error x Program error x Functional Interrupt Modes x Built-in self test x Invalid instruction x Bad memory fetch jdk 9/13/99 34 SEE in COTS Example: Field Programmable Gate Array x Non-SRAM Device x Dielectric rupture x Data errors x SRAM-Based Device x Data errors x Inadvertent reprogramming x Functional interrupt in state machine jdk 9/13/99 35

13 SEE in COTS Boards and Systems x Several (sometimes many) devices may be sensitive to effects x Unpredictable results x Depends on type of error and system design x Very little visibility to diagnose problems x Can t depend on a system to completely police itself jdk 9/13/99 36 COTS-Specific Issues COTS Issues Lot-to-lot Variation x Parameters which determine total dose hardness aren t closely controlled by manufacturers x Hardness can vary widely across wafers and manufacturing runs x Example: LM108 OpAmp - tested devices hard to as little as 5 krads and as hard as 80 krads x SEE sensitivity determined by architecture, and so less variable across lots jdk 9/13/99 38

14 COTS Issues Architecture Changes x SEE susceptibility determined by architecture x Manufacturers revise die without warning x Usually invalidates past SEE testing x Related issue - product obsolesence x By the time you find a product you can use, the manufacturer has replaced it with something you can t use! jdk 9/13/99 39 COTS Issues Boards and Systems x Manufacturers change components frequently x Cheaper product x Performance improvement x Obsolesence x Especially difficult with hybrids x No part numbers to check! jdk 9/13/99 40 Testing and Procurement

15 Hardness Assurance Steps To Hardness Assurance x Determine requirements x Mostly determined by position x Test components of interest x Mitigate or circumvent damage effects x Manage the supply of chosen parts jdk 9/13/99 42 Total Dose Effects Total Dose Test Methodology Biased 25 C Pass Elec? No Reject Parts No Yes No Irr. To Spec rad/s Pass Elec? Yes Irr. 50% Over rad/s Biased Anneal C Pass Elec? Yes Parts OK jdk 9/13/99 43 ELDRS Effect ELDRS Effect Test Methodology Start No Review Data ELDRS? Yes Yes 1) Test at 10 mrad/s with margin of 2 or 2) test at 10 rad/s, 100C within margin of 3 Initial Test No 1) Baseline high rate at room temp 2) Compare to low rate or elev. temp ELDRS? Yes Accept Risk? No 1) Determine max low dose rate enhancement 2) Elevated temperature irradiation and anneal?? TM1019 or other Acceptance Test jdk 9/13/99 44

16 SEE Effects Event Rate Requirements x From performance requirements x Highly application dependent x Determination process is iterative x Requirements are given at system level x More sensitive devices can be used with mitigation if overall rate meets requirement jdk 9/13/99 45 SEE Effects Testing Issues x Purpose: to measure the event cross-section and study external effects x Characterization of what happens to a device is necessary for mitigation design x Quality of test impacts uncertainty x Dead time, beam measurement, etc. x Number of events detected x Fidelity of test jdk 9/13/99 46 Displacement Effects Testing Issues x Data similar to TID Testing x Cumulative changes in device behavior as a function of fluence x Execution similar to SEE testing x Beam issues of primary concern x Should simulate application as closely as possible jdk 9/13/99 47

17 Procurement Issues Common Buys x Frequently Used Parts x Saves on qualification costs x Requires high degree of co-ordination x Need a centralized distribution system x May not help for systems jdk 9/13/99 48 Procurement Issues Data Sharing x Database entries are often incomplete, making it difficult to apply results x Record as much info about the test as possible x Agree beforehand on how to do tests x TID x Bias circuit, dose rate, anneal times x SEE x Circuit, full cross-section curve, external effects jdk 9/13/99 49 Mitigation Strategies

18 Total Dose Mitigation Three Schemes x Reduce the dose x External shielding x Advanced packaging x Reduce the damage x Cold sparing x Intentional annealing x Accommodate the effects x Design for end-of-life behavior jdk 9/13/99 51 Displacement Mitigation Two Schemes x Reduce the fluence x Shielding x Advanced packaging x Accommodate the effects x Design for end-of-life behavior jdk 9/13/99 52 Displacement in COTS Example: DC-DC Converters x Often use optocouplers for isolation x Mitigation x Use least sensitive components x Shielding or advanced packaging to reduce fluence x Accommodate power MOSFET threshold voltage shifts in design jdk 9/13/99 53

19 SEE Mitigation EDAC Method Parity CRC Hamming Code Reed-Solomon Convolutional Encoding Overlying Protocol Capability Single bit detect Any errors in given structure Single bit correct, double bit detect Errors within symbol Burst noise in data stream System designed to correct errors (i.e., data packet retransmission jdk 9/13/99 54 SEE Mitigation Method Watchdog Timer Redundancy Lockstep Voting Repetition Scrubbing Description If not reset within some time interval, reset system Equivalent systems operate on data. Two devices are clocked simultaneously. Three or more device provide function, which must agree System provides same data more than once Rewrite critical memory locations at regular intervals jdk 9/13/99 55 Resources

20 Resources Device Data JPL nppp.jpl.nasa.gov TID/SEE GSFC flick.gsfc.nasa.gov SEE ERRIC erric.dasiac.com Variety ESA TID/SEE NRL redex.nrl.navy.mil TID/SEE Data Workshop IEEE NSREC Variety jdk 9/13/99 57 Resources General Info x IEEE Transactions on Nuclear Science x Journal of Spacecraft and Rockets x Conferences/Seminars NSREC NSS RADECS Space Parts Working Group GOMAC/HEART jdk 9/13/99 58

Results of Radiation Test of the Cathode Front-end Board for CMS Endcap Muon Chambers

Results of Radiation Test of the Cathode Front-end Board for CMS Endcap Muon Chambers Results of Radiation Test of the Cathode Front-end Board for CMS Endcap Muon Chambers B. Bylsma 1, L.S. Durkin 1, J. Gu 1, T.Y. Ling 1, M. Tripathi 2 1 Department of Physics, Ohio State University, Columbus,

More information

QUALITY ASSURANCE FOR SPACE INSTRUMENTS BUILT WITH COTS

QUALITY ASSURANCE FOR SPACE INSTRUMENTS BUILT WITH COTS QUALITY ASSURANCE FOR SPACE INSTRUMENTS BUILT WITH COTS Peter Buch Guldager, Gøsta G. Thuesen, John Leif Jørgensen ØRSTED*DTU, Measurement and Instrumentation Systems, Building 327, Technical University

More information

SINGLE BOARD COMPUTER FOR SPACE

SINGLE BOARD COMPUTER FOR SPACE SINGLE BOARD COMPUTER FOR SPACE Proven in Space Best Single Event Performance Seamless Error Correction Wide Range of Processing Power Highest Design Margin SCS750 FLIGHT MODULE Overview of Specifications

More information

Zwischenpräsentation. Reliable high-speed data transfers on satellites across Wizard-Link. Author: Max Kraft-Kugler 19/11/ DOC-TAS-EN-003

Zwischenpräsentation. Reliable high-speed data transfers on satellites across Wizard-Link. Author: Max Kraft-Kugler 19/11/ DOC-TAS-EN-003 Zwischenpräsentation Reliable high-speed data transfers on satellites across Wizard-Link 83230913-DOC-TAS-EN-003 19/11/15 Author: Max Kraft-Kugler Contents 2 Motivation Radiation Effects Error Control

More information

SCS750. Super Computer for Space. Overview of Specifications

SCS750. Super Computer for Space. Overview of Specifications SUPER COMPUTER FOR SPACE TM Super Computer for Space F FLIGHT MODULE Overview of Specifications One board upset every 100 years in a GEO or LEO Orbit Up to 1000X Better Performance Than Current Space Processor

More information

16th Microelectronics Workshop Oct 22-24, 2003 (MEWS-16) Tsukuba Space Center JAXA

16th Microelectronics Workshop Oct 22-24, 2003 (MEWS-16) Tsukuba Space Center JAXA 16th Microelectronics Workshop Oct 22-24, 2003 (MEWS-16) Tsukuba Space Center JAXA 1 The proposed presentation explores the use of commercial processes, including deep-sub micron process technology, package

More information

Space: The Final Frontier FPGAs for Space and Harsh Environments

Space: The Final Frontier FPGAs for Space and Harsh Environments Space: The Final Frontier FPGAs for Space and Harsh Environments Introduction FPGAs offer several benefits to the system designer Flexibility of Design performance, upgrades Reduction in NRE and Cost.

More information

RDHA701FP10A8QK. Neutron and Total Ionizing Dose Test Report. April 2009

RDHA701FP10A8QK. Neutron and Total Ionizing Dose Test Report. April 2009 Neutron and Total Ionizing Dose Test Report International Rectifier currently does not have a DSCC approved Radiation Hardness Assurance Program for MIL-PRF-38534. 205 Crawford St, Leominster, Ma 01453

More information

THE SMART BACKPLANE LOWERING THE COST OF SPACECRAFT AVIONICS BY IMPROVING THE RADIATION TOLERANCE OF COTS ELECTRONIC SYSTEMS Daniel Gleeson, MSc.

THE SMART BACKPLANE LOWERING THE COST OF SPACECRAFT AVIONICS BY IMPROVING THE RADIATION TOLERANCE OF COTS ELECTRONIC SYSTEMS Daniel Gleeson, MSc. THE SMART BACKPLANE LOWERING THE COST OF SPACECRAFT AVIONICS BY IMPROVING THE RADIATION TOLERANCE OF COTS ELECTRONIC SYSTEMS Daniel Gleeson, MSc. Curtiss-Wright, dgleeson@curtisswright.com Milos Melicher,

More information

Radiation Susceptibility Trials on COTS Cameras for International Space Station Applications

Radiation Susceptibility Trials on COTS Cameras for International Space Station Applications Radiation Susceptibility Trials on COTS Cameras for International Space Station Applications Massimo Zampato, Roberto Finotello, Roberto Ferrario, Alberto Viareggio (Tecnomare) Sergio Losito (Agenzia Spaziale

More information

Single Event Effects Testing of the Intel Pentium III (P3) Microprocessor

Single Event Effects Testing of the Intel Pentium III (P3) Microprocessor Single Event Effects Testing of the Intel Pentium III (P3) Microprocessor James W. Howard Jr. Jackson and Tull Chartered Engineers Washington, D.C. Martin A. Carts Ronald Stattel Charles E. Rogers Raytheon/ITSS

More information

Muon End Cap Alignment Electronics Technical and Production Readiness Reviews

Muon End Cap Alignment Electronics Technical and Production Readiness Reviews Harvard University High Energy Physics Lab 27 January 2003 Review Updated : 13 Feb. 2003 Review follow-up issues Appendix A (General comments) Appendix B (Radiation tolerance) Presenter : Kevan Hashemi

More information

Investigation of Proton Induced Radiation Effects in 0.15 µm Antifuse FPGA

Investigation of Proton Induced Radiation Effects in 0.15 µm Antifuse FPGA Investigation of Proton Induced Radiation Effects in 0.15 µm Antifuse FPGA Vlad-Mihai PLACINTA 1,2, Lucian Nicolae COJOCARIU 1, Florin MACIUC 1 1. Horia Hulubei National Institute for R&D in Physics and

More information

High temperature / radiation hardened capable ARM Cortex -M0 microcontrollers

High temperature / radiation hardened capable ARM Cortex -M0 microcontrollers High temperature / radiation hardened capable ARM Cortex -M0 microcontrollers R. Bannatyne, D. Gifford, K. Klein, C. Merritt VORAGO Technologies 2028 E. Ben White Blvd., Suite #220, Austin, Texas, 78741,

More information

VORAGO TECHNOLOGIES. 6 th Interplanetary CubeSat Workshop Cambridge, May, 2017

VORAGO TECHNOLOGIES. 6 th Interplanetary CubeSat Workshop Cambridge, May, 2017 VORAGO TECHNOLOGIES Radiation-hardened ARM Cortex -M0 Microcontroller for CubeSats / SmallSats Ross Bannatyne, VORAGO Technologies rbannatyne@voragotech.com VORAGO Technologies Privately held fabless semiconductor

More information

ALMA Memo No Effects of Radiation on the ALMA Correlator

ALMA Memo No Effects of Radiation on the ALMA Correlator ALMA Memo No. 462 Effects of Radiation on the ALMA Correlator Joseph Greenberg National Radio Astronomy Observatory Charlottesville, VA July 8, 2003 Abstract This memo looks specifically at the effects

More information

Initial Single-Event Effects Testing and Mitigation in the Xilinx Virtex II-Pro FPGA

Initial Single-Event Effects Testing and Mitigation in the Xilinx Virtex II-Pro FPGA Initial Single-Event Effects Testing and Mitigation in the Xilinx Virtex II-Pro FPGA J. George 1, S. Rezgui 2, G. Swift 3, C. Carmichael 2 For the North American Xilinx Test Consortium 1 The Aerospace

More information

Fine-Grain Redundancy Techniques for High- Reliable SRAM FPGA`S in Space Environment: A Brief Survey

Fine-Grain Redundancy Techniques for High- Reliable SRAM FPGA`S in Space Environment: A Brief Survey Fine-Grain Redundancy Techniques for High- Reliable SRAM FPGA`S in Space Environment: A Brief Survey T.Srinivas Reddy 1, J.Santosh 2, J.Prabhakar 3 Assistant Professor, Department of ECE, MREC, Hyderabad,

More information

The Essential Telemetry (ETM) ASIC A mixed signal, rad-hard and low-power component for direct telemetry acquisition and miniaturized RTU

The Essential Telemetry (ETM) ASIC A mixed signal, rad-hard and low-power component for direct telemetry acquisition and miniaturized RTU DUTH/SRL SPACE-ASICS The Essential Telemetry (ETM) ASIC A mixed signal, rad-hard and low-power component for direct telemetry acquisition and miniaturized RTU G. Kottaras 1, E. Sarris 2, A. Psomoulis 2,

More information

SpaceWire IP Cores for High Data Rate and Fault Tolerant Networking

SpaceWire IP Cores for High Data Rate and Fault Tolerant Networking SpaceWire IP Cores for High Data Rate and Fault Tolerant Networking E. Petri 1,2, T. Bacchillone 1,2, N. E. L Insalata 1,2, T. Cecchini 1, I. Del Corona 1,S. Saponara 1, L. Fanucci 1 (1) Dept. of Information

More information

ATMEL ATF280E Rad Hard SRAM Based FPGA. Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit

ATMEL ATF280E Rad Hard SRAM Based FPGA. Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit ATMEL ATF280E Rad Hard SRAM Based FPGA Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit Overview Atmel FPGA Key Points and Architecture ATF280E Radiation Test Results 2 Overview Atmel FPGA Key

More information

FAULT TOLERANT SYSTEMS

FAULT TOLERANT SYSTEMS FAULT TOLERANT SYSTEMS http://www.ecs.umass.edu/ece/koren/faulttolerantsystems Part 18 Chapter 7 Case Studies Part.18.1 Introduction Illustrate practical use of methods described previously Highlight fault-tolerance

More information

Single Event Upset Mitigation Techniques for SRAM-based FPGAs

Single Event Upset Mitigation Techniques for SRAM-based FPGAs Single Event Upset Mitigation Techniques for SRAM-based FPGAs Fernanda de Lima, Luigi Carro, Ricardo Reis Universidade Federal do Rio Grande do Sul PPGC - Instituto de Informática - DELET Caixa Postal

More information

Flash memory cells data loss caused by total ionizing dose and heavy ions

Flash memory cells data loss caused by total ionizing dose and heavy ions Cent. Eur. J. Phys. 12(10) 2014 725-729 DOI: 10.2478/s11534-014-0503-6 Central European Journal of Physics Flash memory cells data loss caused by total ionizing dose and heavy ions Research Article Andrey

More information

Radiation Abort Policy

Radiation Abort Policy Radiation Abort Policy My completely unbiased summary Fair and Balanced (TM) Talks from Maarten, Brian, Gabrielle, Michael, Toru, Witold, Tanja, John and plenty of discussion during and after the talks

More information

LEON3-Fault Tolerant Design Against Radiation Effects ASIC

LEON3-Fault Tolerant Design Against Radiation Effects ASIC LEON3-Fault Tolerant Design Against Radiation Effects ASIC Microelectronic Presentation Days 3 rd Edition 7 March 2007 Table of Contents Page 2 Project Overview Context Industrial Organization LEON3-FT

More information

Serializer Deserializer POSSIBILITIES OF COMMUNICATION. MADE EASY. For extremely high communications reliability in radiation environments

Serializer Deserializer POSSIBILITIES OF COMMUNICATION. MADE EASY. For extremely high communications reliability in radiation environments Serializer Deserializer POSSIBILITIES OF COMMUNICATION. MADE EASY. For extremely high communications reliability in radiation environments Serializer Deserializer Industry challenges The industry continues

More information

Space Radiation and Plasma Environment Monitoring Workshop 13 and 14 May ESTEC. Efacec Space Radiation Monitors MFS & BERM

Space Radiation and Plasma Environment Monitoring Workshop 13 and 14 May ESTEC. Efacec Space Radiation Monitors MFS & BERM Space Radiation and Plasma Environment Monitoring Workshop 13 and 14 May 2014 - ESTEC Efacec Space Radiation Monitors MFS & BERM Contents MFS & BERM Architecture Detectors Stack Reconstruction Algorithm

More information

A Novel Approach to a High Speed, Large Memory Spacecraft Data Storage Unit

A Novel Approach to a High Speed, Large Memory Spacecraft Data Storage Unit A Novel Approach to a High Speed, Large Memory Spacecraft Data Storage Unit L. Piché, B. Gordon - Routes AstroEngineering L. Laba, K. Magnussen - MDA 1 Presentation Outline Description of Cascade System

More information

28LV Megabit (128K x 8-Bit) EEPROM. Memory DESCRIPTION: FEATURES: 28LV011. Logic Diagram

28LV Megabit (128K x 8-Bit) EEPROM. Memory DESCRIPTION: FEATURES: 28LV011. Logic Diagram 28LV11 1 Megabit (128K x 8-Bit) EEPROM V CC V SS High Voltage Generator I/O I/O7 RDY/Busy RES OE I/O Buffer and Input Latch CE WE Control Logic Timing RES 28LV11 A A6 Y Decoder Y Gating A7 Address Buffer

More information

VORAGO TECHNOLOGIES. Rad-hard CMOS Based Technology for Space Ross Bannatyne (512)

VORAGO TECHNOLOGIES. Rad-hard CMOS Based Technology for Space Ross Bannatyne (512) VORAGO TECHNOLOGIES Rad-hard CMOS Based Technology for Space Ross Bannatyne rbannatyne@voragotech.com (512) 550-2954 Space Parts Working Group Torrance, CA April 4-5th, 2017 VORAGO Technologies Privately

More information

Total Ionizing Dose Test Report. No. 17T-RT3PE3000L-CG484-QMPWN

Total Ionizing Dose Test Report. No. 17T-RT3PE3000L-CG484-QMPWN Total Ionizing Dose Test Report No. 17T-RT3PE3000L-CG484-QMPWN March 24, 2017 Table of Contents I. Summary Table... 3 II. Total Ionizing Dose (TID) Testing... 3 A. Device-Under-Test (DUT) and Irradiation

More information

VORAGO TECHNOLOGIES. Radiation-Hardened Solutions for CubeSats Ross Bannatyne, VORAGO Technologies

VORAGO TECHNOLOGIES. Radiation-Hardened Solutions for CubeSats Ross Bannatyne, VORAGO Technologies VORAGO TECHNOLOGIES Radiation-Hardened Solutions for CubeSats Ross Bannatyne, VORAGO Technologies rbannatyne@voragotech.com VORAGO Technologies Privately held fabless semiconductor company headquartered

More information

79LV2040B. 20 Megabit (512K x 40-Bit) Low Low Voltage EEPROM MCM. Memory FEATURES: DESCRIPTION: Logic Diagram

79LV2040B. 20 Megabit (512K x 40-Bit) Low Low Voltage EEPROM MCM. Memory FEATURES: DESCRIPTION: Logic Diagram 79LV24B 2 Megabit (512K x 4-Bit) Low Low Voltage EEPROM MCM FEATURES: 512k x 4-bit EEPROM MCM RAD-PAK radiation-hardened agait natural space radiation Total dose hardness: - >1 krad (Si) - Dependent upon

More information

Description. EPPL (2) Target Temp. range. Notes: (1) SMD = standard microcircuit drawing. (2) EPPL = ESA preferred part list

Description. EPPL (2) Target Temp. range. Notes: (1) SMD = standard microcircuit drawing. (2) EPPL = ESA preferred part list Rad-hard LVDS serializer Datasheet - production data Features 15 to 75 MHz shift clock support Fail-safe function 8 kv HBM on LVDS pins Power-down mode < 216 µw (max) Cold sparing all pins Narrow bus reduces

More information

Configurable Fault Tolerant Processor (CFTP) for Space Based Applications

Configurable Fault Tolerant Processor (CFTP) for Space Based Applications Error Interrupt Status & I/O Memory Control Clock Control Interface/switching logic Configuration Control Interface/switching (GLUE) logic EDAC TMR PRLOS PRLOS Command and Status Registers Bus Transceivers

More information

Endcap Modules for the ATLAS SemiConductor Tracker

Endcap Modules for the ATLAS SemiConductor Tracker Endcap Modules for the ATLAS SemiConductor Tracker RD3, Firenze, September 29 th, 23 Richard Nisius (MPI Munich) nisius@mppmu.mpg.de (For the ATLAS-SCT Collaboration) The plan of this presentation Introduction

More information

NEPP Independent Single Event Upset Testing of the Microsemi RTG4: Preliminary Data

NEPP Independent Single Event Upset Testing of the Microsemi RTG4: Preliminary Data NEPP Independent Single Event Upset Testing of the Microsemi RTG4: Preliminary Data Melanie Berg, AS&D in support of NASA/GSFC Melanie.D.Berg@NASA.gov Kenneth LaBel, NASA/GSFC Jonathan Pellish, NASA/GSFC

More information

Mixed Signal ICs for Space

Mixed Signal ICs for Space Power Matters. TM Mixed Signal ICs for Space Microsemi Space Forum 2015 Dorian Johnson Product Marketing Manager High Reliability ICs 1 New Products Legacy Custom Mixed Signal ICs for Space SSM Telemetry

More information

79C Megabit (512k x 8-bit) EEPROM MCM FEATURES DESCRIPTION: 79C0408. Logic Diagram

79C Megabit (512k x 8-bit) EEPROM MCM FEATURES DESCRIPTION: 79C0408. Logic Diagram 79C48 4 Megabit (512k x 8-bit) EEPROM MCM CE 1 CE 2 CE 3 CE 4 RES R/B WE OE 79C48 A -16 128K x 8 128K x 8 128K x 8 128K x 8 I/O -7 Logic Diagram FEATURES Four 128k x 8-bit EEPROMs MCM RAD-PAK radiation-hardened

More information

28F K (256K x 8) FLASH MEMORY

28F K (256K x 8) FLASH MEMORY 28F020 2048K (256K x 8) FLASH MEMOR SmartDie Product Specification Flash Electrical Chip Erase 2 Second Typical Chip Erase Quick-Pulse Programming Algorithm 10 ms Typical Byte Program 4 Second Chip Program

More information

Processor Building Blocks for Space Applications

Processor Building Blocks for Space Applications Processor Building Blocks for Space Applications John Holland, Northrop Grumman Corporation, Linthicum, U.S.A., John.Holland@ngc.com Jeremy W. Horner, Northrop Grumman Corporation, Linthicum, U.S.A., Jeremy.Horner@ngc.com

More information

Radiation test and application of FPGAs in the Atlas Level 1 Trigger.

Radiation test and application of FPGAs in the Atlas Level 1 Trigger. Radiation test and application of FPGAs in the Atlas Level 1 Trigger. V.Bocci (1), M. Carletti (2), G.Chiodi (1), E. Gennari (1), E.Petrolo (1), A.Salamon (1), R. Vari (1),S.Veneziano (1) (1) INFN Roma,

More information

CSCI 4974 / 6974 Hardware Reverse Engineering. Lecture 12: Non-invasive attacks

CSCI 4974 / 6974 Hardware Reverse Engineering. Lecture 12: Non-invasive attacks CSCI 4974 / 6974 Hardware Reverse Engineering Lecture 12: Non-invasive attacks Memory technologies Quiz Attack types Non-invasive Any attack which does not damage the package Non-invasive attacks Program/debug

More information

VORAGO TECHNOLOGIES. Solutions for Selective Radiation-Hardened Components in CubeSats Ross Bannatyne, VORAGO Technologies

VORAGO TECHNOLOGIES. Solutions for Selective Radiation-Hardened Components in CubeSats Ross Bannatyne, VORAGO Technologies VORAGO TECHNOLOGIES Solutions for Selective Radiation-Hardened Components in CubeSats Ross Bannatyne, VORAGO Technologies rbannatyne@voragotech.com VORAGO Technologies VORAGO Technologies, Austin, Texas.

More information

RELIABILITY and RELIABLE DESIGN. Giovanni De Micheli Centre Systèmes Intégrés

RELIABILITY and RELIABLE DESIGN. Giovanni De Micheli Centre Systèmes Intégrés RELIABILITY and RELIABLE DESIGN Giovanni Centre Systèmes Intégrés Outline Introduction to reliable design Design for reliability Component redundancy Communication redundancy Data encoding and error correction

More information

RADIATION TEST REPORT

RADIATION TEST REPORT RADIATION TEST REPORT PRODUCT: AD8561AL/QMLL GAMMA: 0, 50k, 75k, 100k GAMMA SOURCE: Co60 DOSE RATE: 7.3mRad/s TM1019.8 Condition D FACILITIES: University of Massachusetts @ Lowell TESTED: 2010 The RADTEST

More information

S950 3U cpci Radiation Tolerant PowerPC SBC

S950 3U cpci Radiation Tolerant PowerPC SBC S950 3U cpci Radiation Tolerant PowerPC SBC Designed for LEO, Mars Terrestrial with an Option for GEO Environments Single-Slot Conduction-Cooled 3U CompactPCI (cpci) Single Board Computer (SBC) High Performance

More information

Ensuring Power Supply Sequencing in Spaceflight Systems

Ensuring Power Supply Sequencing in Spaceflight Systems Ensuring Power Supply Sequencing in Spaceflight Systems Introduction In today's complex multi-rail power systems, power sequencing and fault monitoring are essential to boost the performance and the health

More information

Radiation hard design in CMOS image sensors. Bart Dierickx, Caeleste CPIX Workshop sept 2014, Bonn

Radiation hard design in CMOS image sensors. Bart Dierickx, Caeleste CPIX Workshop sept 2014, Bonn Radiation hard design in CMOS image sensors Bart Dierickx, Caeleste CPIX Workshop 15-17 sept 2014, Bonn Outline Introduction Total dose Total ionizon dose TID Displacement damage DD Single events SEU single

More information

Qualification Strategies of Field Programmable Gate Arrays (FPGAs) for Space Application October 26, 2005

Qualification Strategies of Field Programmable Gate Arrays (FPGAs) for Space Application October 26, 2005 Qualification Strategies of Field Programmable Gate Arrays (FPGAs) for Space Application October 26, 2005 Douglas Sheldon Harald Schone Historical FPGAs have been used in spacecraft for over 10 years.

More information

Lecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia

Lecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia Lecture 4a CMOS Fabrication, Layout and Simulation R. Saleh Dept. of ECE University of British Columbia res@ece.ubc.ca 1 Fabrication Fabrication is the process used to create devices and wires. Transistors

More information

DESIGN AND ANALYSIS OF SOFTWARE FAULTTOLERANT TECHNIQUES FOR SOFTCORE PROCESSORS IN RELIABLE SRAM-BASED FPGA

DESIGN AND ANALYSIS OF SOFTWARE FAULTTOLERANT TECHNIQUES FOR SOFTCORE PROCESSORS IN RELIABLE SRAM-BASED FPGA DESIGN AND ANALYSIS OF SOFTWARE FAULTTOLERANT TECHNIQUES FOR SOFTCORE PROCESSORS IN RELIABLE SRAM-BASED FPGA 1 Vatsya Tiwari M.Tech Student Department of computer science & engineering Abstract. This paper

More information

Microelectronics Presentation Days March 2010

Microelectronics Presentation Days March 2010 Microelectronics Presentation Days March 2010 FPGA for Space Bernard Bancelin for David Dangla Atmel ASIC BU Aerospace Product Line Everywhere You Are Atmel Radiation Hardened FPGAs Re-programmable (SRAM

More information

ARCHITECTURE DESIGN FOR SOFT ERRORS

ARCHITECTURE DESIGN FOR SOFT ERRORS ARCHITECTURE DESIGN FOR SOFT ERRORS Shubu Mukherjee ^ШВпШшр"* AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO T^"ТГПШГ SAN FRANCISCO SINGAPORE SYDNEY TOKYO ^ P f ^ ^ ELSEVIER Morgan

More information

RADPAL POWER-ON-RESET VDD RAMP RATE CHARACTERIZATION REPORT 4/24/98

RADPAL POWER-ON-RESET VDD RAMP RATE CHARACTERIZATION REPORT 4/24/98 RADPAL POWER-ON-RESET VDD RAMP RATE CHARACTERIZATION REPORT 4/24/98 Introduction The RADPAL can power up in a test mode rather than the user mode if there is a small residual voltage on VDD or if the VDD

More information

CHAPTER 1 INTRODUCTION

CHAPTER 1 INTRODUCTION CHAPTER 1 INTRODUCTION Rapid advances in integrated circuit technology have made it possible to fabricate digital circuits with large number of devices on a single chip. The advantages of integrated circuits

More information

Video Processing Chain VPC2 SpaceWire Networking Protocol Meeting July 2005

Video Processing Chain VPC2 SpaceWire Networking Protocol Meeting July 2005 Video Processing Chain VPC2 SpaceWire Networking Protocol Meeting 4 19-20-21 July 2005 Page 1 Summary VPC2 and SPADA_RT Activity VPC2 Architecture Data Exchange VPC2 RMAP Implementation Issue FPGA Implementation

More information

HX5000 Standard Cell ASIC Platform

HX5000 Standard Cell ASIC Platform Standard Cell ASIC Platform GENERAL DESCRIPTION The Honeywell HX5000 Platform ASICs are manufactured on the Honeywell s fully QML Qualified 150nm CMOS Silicon on Insulator technology using a cell-based

More information

GLAST Silicon Microstrip Tracker Status

GLAST Silicon Microstrip Tracker Status R.P. Johnson Santa Cruz Institute for Particle Physics University of California at Santa Cruz Mechanical Design Detector Procurement Work list for the Prototype Tracker Construction. ASIC Development Hybrids

More information

32 bit Embedded Real-time computing Core Single Chip Development (ERC32SC/TSC695) Contract 12598/FM (SC)

32 bit Embedded Real-time computing Core Single Chip Development (ERC32SC/TSC695) Contract 12598/FM (SC) 32 bit Embedded Real-time computing Core Single Chip Development (ERC32SC/TSC695) Contract 12598/FM (SC) T. Corbiere, J. Tellier, C. LeGargasson, B. Mouchel, S. Vandepeute, ATMEL WM, France A. Pouponnot,

More information

Hardening of Texas Instruments VC33 DSP

Hardening of Texas Instruments VC33 DSP 1 Hardening of Texas Instruments VC33 DSP Robert Fuller, Wesley Morris, David Gifford, Rex Lowther, Jon Gwin, James Salzman, David Alexander and Ken Hunt Abstract A hardened version of Texas Instruments

More information

HCC40xxx, HCC45xxx. Rad-hard, high voltage, CMOS logic series. Description. Features

HCC40xxx, HCC45xxx. Rad-hard, high voltage, CMOS logic series. Description. Features HCC40xxx, HCC45xxx Rad-hard, high voltage, CMOS logic series Description Datasheet - production data The HCC40xxx and HCC45xxx series are composed of 70 types of high voltage CMOS functions, offering a

More information

Neutron Radiation Tolerance Tests of Optical and Opto-electronic Components for the CMS Muon Barrel Alignment

Neutron Radiation Tolerance Tests of Optical and Opto-electronic Components for the CMS Muon Barrel Alignment Neutron Radiation Tolerance Tests of Optical and Opto-electronic Components for the CMS Muon Barrel Alignment Baksay, L. Bencze, Gy. L. 3 Brunel, L. 4 Fenyvesi, A. 2 Molnár, J. 2 Molnár, L. Novák, D. 5

More information

QPro XQR17V16 Radiation Hardened 16Mbit QML Configuration PROM

QPro XQR17V16 Radiation Hardened 16Mbit QML Configuration PROM R DS126 (v1.0) December 18, 2003 0 8 Product Specification 0 QPro XQR17V16 Radiation Hardened 16Mbit QML Configuration PROM Features Latch-Up Immune to LET >120 MeV/cm 2 /mg Guaranteed TID of 50 krad(si)

More information

MAXIM INTEGRATED PRODUCTS

MAXIM INTEGRATED PRODUCTS RELIABILITY REPORT FOR MAX98089EWY+ WAFER LEVEL PRODUCTS March 22, 2012 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Approved by Richard Aburano Quality Assurance Manager, Reliability

More information

Transient Fault Detection and Reducing Transient Error Rate. Jose Lugo-Martinez CSE 240C: Advanced Microarchitecture Prof.

Transient Fault Detection and Reducing Transient Error Rate. Jose Lugo-Martinez CSE 240C: Advanced Microarchitecture Prof. Transient Fault Detection and Reducing Transient Error Rate Jose Lugo-Martinez CSE 240C: Advanced Microarchitecture Prof. Steven Swanson Outline Motivation What are transient faults? Hardware Fault Detection

More information

Results on Array-based Opto-Links

Results on Array-based Opto-Links Results on Array-based Opto-Links, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, D. Pignotti, S. Smith, M. Strang The Ohio State University P. Buchholz, A. Wiese, M. Ziolkowski Universität

More information

Simulation of Hamming Coding and Decoding for Microcontroller Radiation Hardening Rehab I. Abdul Rahman, Mazhar B. Tayel

Simulation of Hamming Coding and Decoding for Microcontroller Radiation Hardening Rehab I. Abdul Rahman, Mazhar B. Tayel Simulation of Hamming Coding and Decoding for Microcontroller Radiation Hardening Rehab I. Abdul Rahman, Mazhar B. Tayel Abstract This paper presents a method of hardening the 8051 micro-controller, able

More information

79C Megabit (512K x 40-Bit) EEPROM MCM FEATURES: DESCRIPTION: Logic Diagram. 512k x 40-bit EEPROM MCM

79C Megabit (512K x 40-Bit) EEPROM MCM FEATURES: DESCRIPTION: Logic Diagram. 512k x 40-bit EEPROM MCM 79C24 2 Megabit (512K x 4-Bit) EEPROM MCM FEATURES: 512k x 4-bit EEPROM MCM RAD-PAK radiation-hardened agait natural space radiation Total dose hardness: - >1 krad (Si) - Dependent upon orbit Excellent

More information

RTG4 PLL SEE Test Results July 10, 2017 Revised March 29, 2018 Revised July 31, 2018

RTG4 PLL SEE Test Results July 10, 2017 Revised March 29, 2018 Revised July 31, 2018 RTG4 PLL SEE Test Results July 10, 2017 Revised March 29, 2018 Revised July 31, 2018 Radiation Group 1 I. Introduction This document disseminates recently acquired single-event-effects (SEE) data on the

More information

UT54LVDS218 Deserializer Data Sheet September, 2015

UT54LVDS218 Deserializer Data Sheet September, 2015 Standard Products UT54LVDS218 Deserializer Data Sheet September, 2015 The most important thing we build is trust FEATURES 15 to 75MHz shift clock support 50% duty cycle on receiver output clock Low power

More information

Prototype Opto Chip Results

Prototype Opto Chip Results Prototype Opto Chip Results K.K. Gan, H.P. Kagan, R.D. Kass, J. Moore, S. Smith The Ohio State University Nov 5, 2008 K.K. Gan ATLAS Tracker Upgrade Workshop 1 Outline Introduction VCSEL driver chip PIN

More information

AT697E LEON2-FT Final Presentation

AT697E LEON2-FT Final Presentation AT697E LEON2-FT Final Presentation ESA contract 15036/01/NL/FM Nicolas RENAUD ATMEL Nantes + 33 2 40 18 17 19 nicolas.renaud@nto.atmel.com Overview Initial objectives design phase Validation and characterisation

More information

Photo Emission Tech., Inc. 760 Calle Plano, Camarillo, CA USA Tel: (805) Fax: (805)

Photo Emission Tech., Inc. 760 Calle Plano, Camarillo, CA USA Tel: (805) Fax: (805) IQE1800 SYSTEM INTRODUCTION Quantum Efficiency (QE) measurements provide a primary characterization method for completed photovoltaic devices. QE system provides electronics and software designed for fully

More information

RAD HARD ULTRA LOW DROPOUT POSITIVE LINEAR REGULATOR Dey Road Liverpool, N.Y (315)

RAD HARD ULTRA LOW DROPOUT POSITIVE LINEAR REGULATOR Dey Road Liverpool, N.Y (315) MIL-PRF-38534 CERTIFIED M.S.KENNEDY CORP. RAD HARD ULTRA LOW DROPOUT POSITIVE LINEAR REGULATOR 5820RH SERIES 4707 Dey Road Liverpool, N.Y. 13088 (315) 701-6751 FEATURES: Manufactured using Space Qualified

More information

First Operational Experience from the LHCb Silicon Tracker

First Operational Experience from the LHCb Silicon Tracker First Operational Experience from the LHCb Silicon Tracker 7 th International Hiroshima Symposium on Development and Application of Semiconductor Tracking Devices The LHCb Silicon Tracker Installation

More information

RAD HARD ULTRA LOW DROPOUT ADJUSTABLE POSITIVE LINEAR REGULATOR

RAD HARD ULTRA LOW DROPOUT ADJUSTABLE POSITIVE LINEAR REGULATOR MILPRF3853 AND 38535 CERTIFIED FACILITY M.S.KENNEDY CORP. FEATURES: DESCRIPTION: EQUIALENT SCHEMATIC RAD HARD ULTRA LOW DROPOUT ADJUSTABLE POSITIE LINEAR REGULATOR Manufactured using Space Qualified RH573

More information

79LV Megabit (512K x 40-Bit) Low Low Voltage EEPROM MCM. Memory DESCRIPTION: FEATURES: Logic Diagram

79LV Megabit (512K x 40-Bit) Low Low Voltage EEPROM MCM. Memory DESCRIPTION: FEATURES: Logic Diagram 79LV24 2 Megabit (512K x 4-Bit) Low Low Voltage EEPROM MCM FEATURES: 512k x 4-bit EEPROM MCM RAD-PAK radiation-hardened agait natural space radiation Total dose hardness: - >1 krad (Si) - Dependent upon

More information

Overview: Physically- Based Simulation of Single-Event Effects

Overview: Physically- Based Simulation of Single-Event Effects Overview: Physically- Based Simulation of Single-Event Effects Robert A. Weller Institute for Space & Defense Electronics Vanderbilt University R. A. Reed M. H. Mendenhall D. R. Ball J. A. Pellish K. M.

More information

Attaining PMBus Adoption in Spaceborne Power Systems

Attaining PMBus Adoption in Spaceborne Power Systems Attaining PMBus Adoption in Spaceborne Power Systems APEC 2018 PMBus Industry Session Presented by: Tim Meade Staff Applications Engineer Sr. Pr. Cobham Semiconductor Solutions March 8, 2018 0 Agenda Introduction

More information

DATASHEET HCTS139MS. Pinouts. Features. Description. Ordering Information. Radiation Hardened Dual 2-to-4 Line Decoder/Demultiplexer

DATASHEET HCTS139MS. Pinouts. Features. Description. Ordering Information. Radiation Hardened Dual 2-to-4 Line Decoder/Demultiplexer DATASHEET HCTS139MS Radiation Hardened Dual 2-to-4 Line Decoder/Demultiplexer Rev X.00 Features Pinouts 3 Micron Radiation Hardened SOS CMOS Total Dose 200K RAD (Si) SEP Effective LET No Upsets: >100 MEV-cm

More information

OPERATIONAL UP TO. 300 c. Microcontrollers Memories Logic

OPERATIONAL UP TO. 300 c. Microcontrollers Memories Logic OPERATIONAL UP TO 300 c Microcontrollers Memories Logic Whether You Need an ASIC, Mixed Signal, Processor, or Peripheral, Tekmos is Your Source for High Temperature Electronics Using either a bulk silicon

More information

Micro Sun Sensor with CMOS Imager for Small Satellite Attitude Control

Micro Sun Sensor with CMOS Imager for Small Satellite Attitude Control SSC05-VIII-5 Micro Sun Sensor with CMOS Imager for Small Satellite Attitude Control Keisuke Yoshihara, Hidekazu Hashimoto, Toru Yamamoto, Hirobumi Saito, Eiji Hirokawa, Makoto Mita Japan Aerospace Exploration

More information

Development Status for JAXA Critical Parts, 2008

Development Status for JAXA Critical Parts, 2008 The 21st Microelectronics Workshop Development Status for JAXA Critical Parts, 2008 Oct. 7th 2008 Electronic Components and Devices Group Aerospace Research and Development Directorate, JAXA Hiroyuki SHINDOU

More information

RELIABILITY REPORT FOR. MAX16998xAUA+T PLASTIC ENCAPSULATED DEVICES. August 18, 2013 MAXIM INTEGRATED 160 RIO ROBLES SAN JOSE, CA

RELIABILITY REPORT FOR. MAX16998xAUA+T PLASTIC ENCAPSULATED DEVICES. August 18, 2013 MAXIM INTEGRATED 160 RIO ROBLES SAN JOSE, CA RELIABILITY REPORT FOR xaua+t PLASTIC ENCAPSULATED DEVICES August 18, 2013 MAXIM INTEGRATED 160 RIO ROBLES SAN JOSE, CA 95134 Approved by Richard Aburano Quality Assurance Manager, Reliability Engineering

More information

QPro Series Configuration PROMs (XQ) including Radiation-Hardened Series (XQR)

QPro Series Configuration PROMs (XQ) including Radiation-Hardened Series (XQR) 0 QPro Series Configuration PROMs (XQ) including Radiation-Hardened Series (XQR) DS062 (v3.1) November 5, 2001 0 2 Preliminary Product Specification Features XQ1701L/XQR1701L QML Certified Configuration

More information

Functional safety in BATTERY MANAGEMENT SYSTEMS

Functional safety in BATTERY MANAGEMENT SYSTEMS Functional safety in BATTERY MANAGEMENT SYSTEMS LiTHIUM BALANCE history 2014 2015 2016 2011 2012 1 st OEM cust. in production 300 projects completed ISO 9001 certified 400 projects completed 500 projects

More information

FPGAs operating in a radiation environment: lessons learned from FPGAs in space

FPGAs operating in a radiation environment: lessons learned from FPGAs in space Journal of Instrumentation OPEN ACCESS FPGAs operating in a radiation environment: lessons learned from FPGAs in space To cite this article: M J Wirthlin View the article online for updates and enhancements.

More information

SOI Technology: IBM s Next Advance In Chip Design

SOI Technology: IBM s Next Advance In Chip Design SOI Technology: IBM s Next Advance In Chip Design I- Introduction As with IBM s leadership manufacturing microchips using copper interconnect technology, the company has now announced what it believes

More information

69F Megabit (16M x 8-Bit) Flash Memory Module FEATURES: DESCRIPTION: Logic Diagram (1 of 4 Die)

69F Megabit (16M x 8-Bit) Flash Memory Module FEATURES: DESCRIPTION: Logic Diagram (1 of 4 Die) 69F1608 128 Megabit (16M x 8-Bit) Flash Memory Module FEATURES: Single 5.0 V supply Organization: - Memory cell array: (4M + 128k) bit x 8bit - Data register: (512 + 16) bit x 8bit - Contains 4 (32 Megabit)

More information

RAD6000 Space Computers

RAD6000 Space Computers RAD6000 Space Computers RAD6000 space computers RAD6000 single-board computers combine commercial standards with unique radiation-hardened technology and packaging to meet the specific requirements of

More information

APPENDIX-A INTRODUCTION TO OrCAD PSPICE

APPENDIX-A INTRODUCTION TO OrCAD PSPICE 220 APPENDIX-A INTRODUCTION TO OrCAD PSPICE 221 APPENDIX-A INTRODUCTION TO OrCAD PSPICE 1.0 INTRODUCTION Computer aided circuit analysis provides additional information about the circuit performance that

More information

ATLAS silicon microstrip detector System (SCT)

ATLAS silicon microstrip detector System (SCT) ATLAS silicon microstrip detector System (SCT) Barrel modules Y. Unno, KEK For SCT collaboration Endcap modules SCT ATLAS detector Diameter Barrel toroid length Endcap end-wall chamber span Overall weight

More information

Evaluating a radiation monitor for mixed-field environments based on SRAM technology

Evaluating a radiation monitor for mixed-field environments based on SRAM technology Journal of Instrumentation OPEN ACCESS Evaluating a radiation monitor for mixed-field environments based on SRAM technology To cite this article: G Tsiligiannis et al View the article online for updates

More information

RELIABILITY REPORT FOR. MAX4544xxx PLASTIC ENCAPSULATED DEVICES. October 10, 2001 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086

RELIABILITY REPORT FOR. MAX4544xxx PLASTIC ENCAPSULATED DEVICES. October 10, 2001 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 MAX4544xxx Rev. A RELIABILITY REPORT FOR MAX4544xxx PLASTIC ENCAPSULATED DEVICES October 10, 2001 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord Quality

More information

Muon Port Card Upgrade Status May 2013

Muon Port Card Upgrade Status May 2013 CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013 MPC Upgrade Requirements Be able to deliver all 18 trigger primitives from the EMU peripheral crate to the upgraded Sector Processor Preserve

More information

Ecole Polytechnique Fédérale de Lausanne EPFL GigaRadMOST Total Ionizing Dose Effects on 28 nm Bulk CMOS Technology

Ecole Polytechnique Fédérale de Lausanne EPFL GigaRadMOST Total Ionizing Dose Effects on 28 nm Bulk CMOS Technology Ecole Polytechnique Fédérale de Lausanne EPFL GigaRadMOST Total Ionizing Dose Effects on 28 nm Bulk CMOS Technology Chun-Min Zhang, Farzan Jazaeri, Alessandro Pezzotta, Christian Enz Integrated Circuits

More information

ECE 574 Cluster Computing Lecture 19

ECE 574 Cluster Computing Lecture 19 ECE 574 Cluster Computing Lecture 19 Vince Weaver http://www.eece.maine.edu/~vweaver vincent.weaver@maine.edu 10 November 2015 Announcements Projects HW extended 1 MPI Review MPI is *not* shared memory

More information

MAXIM INTEGRATED PRODUCTS

MAXIM INTEGRATED PRODUCTS RELIABILITY REPORT FOR PLASTIC ENCAPSULATED DEVICES August 21, 2009 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Approved by Ken Wendel Quality Assurance Director, Reliability Engineering

More information