Flash memory cells data loss caused by total ionizing dose and heavy ions

Size: px
Start display at page:

Download "Flash memory cells data loss caused by total ionizing dose and heavy ions"

Transcription

1 Cent. Eur. J. Phys. 12(10) DOI: /s Central European Journal of Physics Flash memory cells data loss caused by total ionizing dose and heavy ions Research Article Andrey Petrov, Alexey Vasil ev, Anastasia Ulanova, Alexander Chumakov, Alexander Nikiforov National Research Nuclear University MEPhI, Kashirskoye shosse 31, Moscow, , Russian Federation Received 19 March 2014; accepted 07 June 2014 Abstract: The paper provides experimental results of flash memory loss data investigation. Possible mechanisms of charge loss from storage element are reviewed. We provide some guidelines for flash memory evaluation to space application. PACS (2008): y, Xx, Tt Keywords: flash memory single event upsets total dose Versita Sp. z o.o. 1. Introduction Due to its non-volatility and density, flash memory is a very attractive choice for data and code storage in harsh environment applications. However, ionizing radiation can damage the floating gate cells of memory and cause critical data loss. This paper provides experimental results showing the information loss caused by total dose and heavy ions and describes the tests which must be performed to characterize the capability of flash memory storage for harsh environment applications. Flash memory is based on transistors with a storage element (Figure 1). Poly-Si floating gates, silicon nitride (Figure 2), nanocrystals etc. can be used as a storage element. The information in flash memory is stored by putting charge on the storage element which leads to a agpet@spels.ru change in transistor threshold voltage. Characterisation curves for drain current as a function of gate voltage for transistors in programmed and erased states are shown in Figure 3. Recently it was believed that the flash memory cells were much less sensitive to ionizing radiation compared to control circuitry and charge pumps [2], but scaling of advanced flash memory has led to its sensitivity increasing. 2. Data loss caused by total ionizing dose Data loss in flash memory cells occurs due to loss of charge from the storage element. The possible mechanisms of floating gate charge loss are described by Snyder et al. [3] and the energy band diagram of a floating gate transistor in the programmed state is shown in Figure 4. There are three basic components of a charge loss mechanism: 725

2 Flash memory cells data loss caused by total ionizing dose and heavy ions CONTROL GATE SiO 2 SiO 2 (3) RADIATION OXIDE STORAGE ELEMENT OXIDE POLY-Si (2) n+ POLY-Si p-si SOURCE SUBSTRATE DRAIN (1) Figure 1. Schematics of a transistor with a storage element. Figure 4. Energy band diagram of floating gate transistor in programmed state and three basic components of charge loss mechanism. GATE 1,E+07 SELECTABLE SOURCE DRAIN STORAGE ELEMENT 0 1 Figure 2. Transistor with a nitride storage element. NONCONDUCTIVE NITRIDE SELECTABLE SOURCE DRAIN Number of errors 1,E+06 1,E+05 1,E+04 1,E+03 1,E+02 1,E+01 No errors 1 R/E/W 2 R/E/W 3 Read only 4 Read only 5 Read only Dose, krad 1. holes generated in oxides around the storage element and escaped recombination injected in floating gate and recombine with electrons, 2. holes traped in oxides, DRAIN CURRENT [A] ERASED V read V th PROGRAMMED CONTROL GATE VOLTAGE [V] Figure 3. Drain current vs gate voltage characterisation curves for transistors in programmed and erased states [1]. Figure 5. Number of errors vs TID (black dots â Ș only read test, white dots - read/erase/write test). 3. electron emissions over the floating gate/oxide barrier. We conducted two different total dose tests. In the first test we irradiated 4 Gb NAND flash memory at U-31/33 (SPELS) LINAC in X-ray mode. The flash memory was irradiated in read only mode as well as in read/erase/write mode. The first observed failure was the data loss in some memory cells in read only mode. Failure in read/erase/write mode took place at much higher total ionizing dose (TID) levels (Figure 5). These results are in good agreement with the results obtained in works [4, 5], which also provide theoretical aspects of information loss mechanisms in flash memory. To get a better understanding of the data loss mechanism we only investigated the specially designed test chips based on floating gate cells in the second test. In this investigation we irradiated five couples of floating gate transistors (one in the programmed state, the others in 726

3 Andrey Petrov et al. Programming window,v 4,5 4 3,5 3 2,5 2 Dose,rad (Si) After refresh 1, Before 3 4 refresh 0, E+00 5E+04 1E+05 2E+05 2E+05 3E+05 3E+05 calculated the SEU cross section and received its dependence vs linear energy transfer (LET) of heavy ions (Figure 7). There is no difference in the SEU cross section for bias and unbiased modes. This result can be explained by the fact that in a static mode transistors are in the same mode as in unbiased mode and electric fields in oxides are the same. There are two common models of charge loss in storage elements: 1. transient conductive path model [6], Figure 6. Programming window value vs dose level. erased states) and evaluated the programming window the difference in threshold voltage of the floating gate transistors in programmed and erased states. Only the programming window value was measured during irradiation. After irradiation the value of the programming window was measured and then sunjected to a refreshing procedure (transitor erased or programmed). The value of the programming window decreases with increasing TID level but is restored after the refreshing procedure (Figure 6). The programming window decrease can be attributed to the radiation induced floating gate charge loss causing a change in transistor threshold voltage. The result of this test shows that total dose causes a loss of charge stored in floating gates and changes in threshold voltages of floating gate transistors. This result explains the observed higher failure levels in read/erase/write mode because floating gate charge is restored in each write operation. Flash memory is widely used in harsh environment applications for critical boot data storage and our experimental results must be taken into account for correct flash memory behavior characterization. 3. Data loss caused by single energetic particles We performed protons and several heavy ion tests (Ne, Ar, Kr and Xe) of NOR flash memory manufactured by a 110 nm Spansion MirrorBitÂľ process. DUTs were programmed to all zeroes and increment patterns before irradiation. Irradiation was performed in biased static 3.3 V supply voltage mode and unbiased mode. For all the ions tests single event upsets (SEU) in the memory cells were observed. Importantly, all upsets were from 0 state (programmed) to 1 state (erased), thus only sensitive cells need to be considered in cross section calculation. We ve 2. transient Carrier Flux model [7]. The first model describes charge loss through a conductive path along the particle track. The floating discharge process in this model is viewed as an RC circuit active for times smaller than the initial recombination. R is the resistance of the leakage path, C the capacitance of the storage element. Charge loss from a floating gate described by equation (1). Q = Q o exp( t/rc), (1) where Q o the initial value of the charge for programmed cell. We know from published experimental data [8 10] and our own results, that R depends on heavy ion LET. This dependence can be determined by empirical equation [9]: ( ) n LETo R R o. (2) LET Parameters R o and LET o are unknown, but can be determined from our results and experimental data [11, 12]. Parameter n can vary from 1.5 to 2. To estimate these parameters, we need to know critical R defined as the value at which sufficient charge loss occurs for sense amplifier circuit of flash memory. Threshold levels of LET for SEU effects in cells of modern flash memory can vary from 1 to 10 MeV cm 2 /mg depending on technology. Estimates show that for 25 nm feature size flash memory critical R is 104 Ohm and for 100 nm critical R is 100 Ohm Ohm. This data can be approximated by equation (2) with estimated values of the parameters R0 and LET0: 20 Ohm and 20 MeV cm 2 /mg respectively. This model is good for estimating the SEU threshold in flash memory cells but this approach has difficulties with the physical interpretation of the transient conductive path mechanism. At another experiment, DUTs were irradiated by Ne ions in static mode with various supply voltages (Figure 8), control after irradiation was performed for three various supply voltages (2.7 V, 3.3 V and 3.6 V). 727

4 Flash memory cells data loss caused by total ionizing dose and heavy ions 1,E-08 1,E-09 1,E-10 1,E-11 1,E LET, MeV*sm 2 /mg 1,E-08 1,E-09 1,E-10 1,E-11 1,E LET, MeV*sm 2 /mg Figure 7. SEU cross section vs linear energy transfer (LET) of heavy ions in unbiased (left) and biased with supply voltage 3.3 V (right) modes. 1,3E-11 1,1E-11 9,0E-12 7,0E-12 5,0E-12 3,0E-12 1,0E Supply Voltage during irradiation, V 3,6 V 3,3 V 2,7 V Figure 8. SEU cross section for various supply voltages during irradiation and control. Similar to the previous test, there is no difference in the cross section for various supply voltages during irradiation. However, cross section increase was observed related to the increase of control supply voltage. This difference is due to the fact that in some cells stored charge is only partially lost after irradiation and its threshold voltage are very close to erased state voltage. So, in read mode the supply voltage is set on the control gate and with this voltage increase leads to a higher drain current which could be recognized as erased mode. Proton DUT irradiation was performed after TID exposure to the level up to 75 percent of failure one. DUTs were irradiated by protons in static biased mode (3.3 V supply voltage) and unbiased mode. We observed notable differences between TID irradiated and non-irradiated devices (Figure 9). This effect requires further investigation to be explained. Another model links charge loss to differences between in and out floating gate flux of carriers generated by particle strike. This model is developed for floating gate storage elements, but can be applied for nitride based storage elements [12]. 1.6e e e e e e e e Unbiased mode non Biased mode non Biased mode Figure 9. Distribution of SEU cross section for irradiated and nonirradiated devices Conclusion We have provided experiments and proposed guidelines for flash memory test mode selection during radiation experiments. Flash memory devices often store critical boot data and are not refreshed during space missions. Our results show that TID failure level in read only mode without refreshing can be much lower than the level with refreshing. If it is intended to use memory for data storage only it is necessary to evaluate devices in only read mode. It must be taken into account that the SEU cross section in unbiased and biased modes are similar but increases with supply voltage increase. Our experiments show that cross section increases with TID level too, which should be taken into account in space applications. Our charge loss estimation from the transient conductive path model shows an increase in cells SEU sensitivity for modern flash memory. But this model can t explain the physical processes in this case and requires further studies. 728

5 Andrey Petrov et al. References [1] S. Gerardin et al., IEEE T. Nucl. Sci. 60, 1953 (2013) [2] D. N. Nguyen, S. M. Guertin, G. M. Swift, A. H. Johnston, IEEE T. Nucl. Sci. 46, 1744 (1999) [3] E. S. Snyder, P. J. McWhirter, T. A. Dellin, J. D. Sweetman, IEEE T. Nucl. Sci. 36, 2131 (1989) [4] M. Vujisic, K. Stankovic, E. Dolicanin, P. Osmokrovic, Radiat. Eff. Defect. S., 165, 5, 362 (2010) [5] E. Dolicanin, Gamma ray effects on flash memory cell arrays, Nucl. Technol. Radiat. 27, 284 (2012) [6] G. Cellere, A. Paccagnella, A. Visconti, M. Bonanomi, A. Candelori, IEEE T. Nucl. Sci. 6, 3304 (2004) [7] N. Butt, M. Alam, Single Event Upsets in Floating Gate Memory Cells, Proc. Int. Reliab. Phys. Symp. (IRPS), Apr 2008, 547 (2008) [8] A. I. Chumakov et al., Radiat. Meas. 30, 547 (1999) [9] F. Irom, D. N. Nguyen, G. R. Allen, S. A.Zajac Scaling Effects in Highly Scaled Commercial Nonvolatile Flash Memories, IEEE Radiation Effects Data Workshop (REDW), 1 (IEEE, 2012) [10] T. R. Oldham et al., TID and SEE response of advanced Samsung and Micron 4G NAND flash memories for the NASA MMS mission, IEEE Radiation Effects Data Workshop (REDW), Quebec, Canada, 114 (IEEE, 2009) [11] G.Cellere, A.Paccagnella, L.Larcher, A.Chimenton, IEEE T. Nucl. Sci. 49, 547 (2002) [12] S. Gerardin, M. Bagatin, A. Paccagnella, A. Visconti, E. Greco, IEEE T. Nucl. Sci. 58, 827 (2011) 729

Advanced Information Storage 11

Advanced Information Storage 11 Advanced Information Storage 11 Atsufumi Hirohata Department of Electronics 16:00 11/November/2013 Monday (P/L 002) Quick Review over the Last Lecture Shingled write recording : * Bit patterned media (BPM)

More information

Radiation Effects on Advanced Flash Memories

Radiation Effects on Advanced Flash Memories Published in IEEE Transactions on Nuclear Science, 46 (6), 744 (999) Radiation Effects on Advanced Flash Memories D. N. Nguyen, S. M. Guertin, G. M. Swift and A. H. Johnston Jet Propulsion Laboratory California

More information

Initial Single-Event Effects Testing and Mitigation in the Xilinx Virtex II-Pro FPGA

Initial Single-Event Effects Testing and Mitigation in the Xilinx Virtex II-Pro FPGA Initial Single-Event Effects Testing and Mitigation in the Xilinx Virtex II-Pro FPGA J. George 1, S. Rezgui 2, G. Swift 3, C. Carmichael 2 For the North American Xilinx Test Consortium 1 The Aerospace

More information

SLC vs. MLC: An Analysis of Flash Memory

SLC vs. MLC: An Analysis of Flash Memory SLC vs. MLC: An Analysis of Flash Memory Examining the Quality of Memory: Understanding the Differences between Flash Grades Table of Contents Abstract... 3 Introduction... 4 Flash Memory Explained...

More information

ECE321 Electronics I

ECE321 Electronics I ECE321 Electronics I Lecture 28: DRAM & Flash Memories Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: payman@ece.unm.edu Slide: 1 Review of Last Lecture

More information

Title Laser testing and analysis of SEE in DDR3 memory components

Title Laser testing and analysis of SEE in DDR3 memory components Title Laser testing and analysis of SEE in DDR3 memory components Name P. Kohler, V. Pouget, F. Wrobel, F. Saigné, P.-X. Wang, M.-C. Vassal pkohler@3d-plus.com 1 Context & Motivation Dynamic memories (DRAMs)

More information

SLC vs MLC: Considering the Most Optimal Storage Capacity

SLC vs MLC: Considering the Most Optimal Storage Capacity White Paper SLC vs MLC: Considering the Most Optimal Storage Capacity SLC vs MLC: Considering the Most Optimal Storage Capacity P. 1 Introduction Proficiency should be a priority for the storage in computers.

More information

DESIGN AND PERFORMANCE ANALYSIS OF A NONVOLATILE MEMORY CELL

DESIGN AND PERFORMANCE ANALYSIS OF A NONVOLATILE MEMORY CELL DESIGN AND PERFORMANCE ANALYSIS OF A NONVOLATILE MEMORY CELL 1 M. Vasudha, 2 B. Sri Pravallika, 3 Ch. Sai Kiran, 4 P. Subhani, 5 G. Rakesh Chowdary, 6 M Durga Prakash, 7 K Hari Kishore, 8 T.V. Ramakrishna

More information

+1 (479)

+1 (479) Memory Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Memory Arrays Memory Arrays Random Access Memory Serial

More information

EE141-Fall 2007 Digital Integrated Circuits. ROM and Flash. Announcements. Read-Only Memory Cells. Class Material. Semiconductor Memory Classification

EE141-Fall 2007 Digital Integrated Circuits. ROM and Flash. Announcements. Read-Only Memory Cells. Class Material. Semiconductor Memory Classification EE4-Fall 2007 igital Integrated Circuits Lecture 29 ROM, Flash, and RAM ROM and Flash 4 4 Announcements Final ec. 20 th Room TBA Final review sessions: Mon. ec. 7 th 3:30pm, 550 Cory Tues. ec. 7 th 3:30pm,

More information

Investigation of Proton Induced Radiation Effects in 0.15 µm Antifuse FPGA

Investigation of Proton Induced Radiation Effects in 0.15 µm Antifuse FPGA Investigation of Proton Induced Radiation Effects in 0.15 µm Antifuse FPGA Vlad-Mihai PLACINTA 1,2, Lucian Nicolae COJOCARIU 1, Florin MACIUC 1 1. Horia Hulubei National Institute for R&D in Physics and

More information

Single Event Effects Testing of the Intel Pentium III (P3) Microprocessor

Single Event Effects Testing of the Intel Pentium III (P3) Microprocessor Single Event Effects Testing of the Intel Pentium III (P3) Microprocessor James W. Howard Jr. Jackson and Tull Chartered Engineers Washington, D.C. Martin A. Carts Ronald Stattel Charles E. Rogers Raytheon/ITSS

More information

Magnetic core memory (1951) cm 2 ( bit)

Magnetic core memory (1951) cm 2 ( bit) Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM

More information

NAND Flash Memory: Basics, Key Scaling Challenges and Future Outlook. Pranav Kalavade Intel Corporation

NAND Flash Memory: Basics, Key Scaling Challenges and Future Outlook. Pranav Kalavade Intel Corporation NAND Flash Memory: Basics, Key Scaling Challenges and Future Outlook Pranav Kalavade Intel Corporation pranav.kalavade@intel.com October 2012 Outline Flash Memory Product Trends Flash Memory Device Primer

More information

A Single Poly Flash Memory Intellectual Property for Low-Cost, Low-Density Embedded Nonvolatile Memory Applications

A Single Poly Flash Memory Intellectual Property for Low-Cost, Low-Density Embedded Nonvolatile Memory Applications Journal of the Korean Physical Society, Vol. 41, No. 6, December 2002, pp. 846 850 A Single Poly Flash Memory Intellectual Property for Low-Cost, Low-Density Embedded Nonvolatile Memory Applications Jai-Cheol

More information

Analyzing the Impact of X-ray Tomography on the Reliability of Integrated Circuits

Analyzing the Impact of X-ray Tomography on the Reliability of Integrated Circuits Analyzing the Impact of X-ray Tomography on the Reliability of Integrated Circuits Halit Dogan 1, Md Mahbub Alam 2, Navid Asadizanjani 2, Sina Shahbazmohamadi 3, Domenic Forte 2 and Mark Tehranipoor 2

More information

Creating a parameterized model of a CMOS transistor with a gate of enclosed layout

Creating a parameterized model of a CMOS transistor with a gate of enclosed layout Journal of Physics: Conference Series PAPER OPEN ACCESS Creating a parameterized model of a CMOS transistor with a gate of enclosed layout To cite this article: S M Vinogradov et al 2016 J. Phys.: Conf.

More information

Memory. Outline. ECEN454 Digital Integrated Circuit Design. Memory Arrays. SRAM Architecture DRAM. Serial Access Memories ROM

Memory. Outline. ECEN454 Digital Integrated Circuit Design. Memory Arrays. SRAM Architecture DRAM. Serial Access Memories ROM ECEN454 Digital Integrated Circuit Design Memory ECEN 454 Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitry Multiple Ports DRAM Outline Serial Access Memories ROM ECEN 454 12.2 1 Memory

More information

and MRAM devices - in the frame of Contract "Technology Assessment of DRAM and Advanced Memory Products" -

and MRAM devices - in the frame of Contract Technology Assessment of DRAM and Advanced Memory Products - Radiation Platzhalter für Characterization Bild, Bild auf Titelfolie hinter of das DDR3 Logo einsetzen SDRAM and MRAM devices - in the frame of Contract 4000104887 "Technology Assessment of DRAM and Advanced

More information

COMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I)

COMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I) COMP3221: Microprocessors and Embedded Systems Lecture 23: Memory Systems (I) Overview Memory System Hierarchy RAM, ROM, EPROM, EEPROM and FLASH http://www.cse.unsw.edu.au/~cs3221 Lecturer: Hui Wu Session

More information

When it comes to double-density Flash memory, some pairs are just better.

When it comes to double-density Flash memory, some pairs are just better. MirrorBit Flash When it comes to double-density Flash memory, some pairs are just better. AMD pairs high-performance with reliability in a single Flash memory cell, with revolutionary results. Introducing

More information

OTP & MTP/FRP Non-Volatile Memory IP for Standard Logic CMOS

OTP & MTP/FRP Non-Volatile Memory IP for Standard Logic CMOS OTP & MTP/FRP Non-Volatile Memory IP for Standard Logic CMOS NSCore, Inc. http://www.nscore.com/ Outlines 1. Corporate Overview 2. Program, Read & Erase Mechanism 3. OTP IP Lineups 4. New MTP Technologies

More information

Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process

Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process 2.1 Introduction Standard CMOS technologies have been increasingly used in RF IC applications mainly

More information

NAND Flash Memory. Jinkyu Jeong Computer Systems Laboratory Sungkyunkwan University

NAND Flash Memory. Jinkyu Jeong Computer Systems Laboratory Sungkyunkwan University NAND Flash Memory Jinkyu Jeong (Jinkyu@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu ICE3028: Embedded Systems Design, Fall 2018, Jinkyu Jeong (jinkyu@skku.edu) Flash

More information

NAND Flash: Where we are, where are we going?

NAND Flash: Where we are, where are we going? NAND Flash: Where we are, where are we going? Pranav Kalavade Intel Corporation Outline Introduction 3D NAND Floating Gate 3D NAND Technology CMOS Under Array Cell Characteristics Summary Cell Size [um

More information

Space Radiation and Plasma Environment Monitoring Workshop 13 and 14 May ESTEC. Efacec Space Radiation Monitors MFS & BERM

Space Radiation and Plasma Environment Monitoring Workshop 13 and 14 May ESTEC. Efacec Space Radiation Monitors MFS & BERM Space Radiation and Plasma Environment Monitoring Workshop 13 and 14 May 2014 - ESTEC Efacec Space Radiation Monitors MFS & BERM Contents MFS & BERM Architecture Detectors Stack Reconstruction Algorithm

More information

Memory technology and optimizations ( 2.3) Main Memory

Memory technology and optimizations ( 2.3) Main Memory Memory technology and optimizations ( 2.3) 47 Main Memory Performance of Main Memory: Latency: affects Cache Miss Penalty» Access Time: time between request and word arrival» Cycle Time: minimum time between

More information

ELE 455/555 Computer System Engineering. Section 1 Review and Foundations Class 3 Technology

ELE 455/555 Computer System Engineering. Section 1 Review and Foundations Class 3 Technology ELE 455/555 Computer System Engineering Section 1 Review and Foundations Class 3 MOSFETs MOSFET Terminology Metal Oxide Semiconductor Field Effect Transistor 4 terminal device Source, Gate, Drain, Body

More information

EECS 427 Lecture 17: Memory Reliability and Power Readings: 12.4,12.5. EECS 427 F09 Lecture Reminders

EECS 427 Lecture 17: Memory Reliability and Power Readings: 12.4,12.5. EECS 427 F09 Lecture Reminders EECS 427 Lecture 17: Memory Reliability and Power Readings: 12.4,12.5 1 Reminders Deadlines HW4 is due Tuesday 11/17 at 11:59 pm (email submission) CAD8 is due Saturday 11/21 at 11:59 pm Quiz 2 is on Wednesday

More information

Advanced 1 Transistor DRAM Cells

Advanced 1 Transistor DRAM Cells Trench DRAM Cell Bitline Wordline n+ - Si SiO 2 Polysilicon p-si Depletion Zone Inversion at SiO 2 /Si Interface [IC1] Address Transistor Memory Capacitor SoC - Memory - 18 Advanced 1 Transistor DRAM Cells

More information

Single Event Latchup Power Switch Cell Characterisation

Single Event Latchup Power Switch Cell Characterisation Single Event Latchup Power Switch Cell Characterisation Vladimir Petrovic, Marko Ilic, Gunter Schoof Abstract - In this paper are described simulation and measurement processes of a power switch cell used

More information

Investigation about practical design techniques to mitigate Vt variability in NAND FLASH memories

Investigation about practical design techniques to mitigate Vt variability in NAND FLASH memories Investigation about practical design techniques to mitigate Vt variability in NAND FLASH memories Author: Ing. Carlizza Lorenzo 2 nd level master in nano and micro electronics technologies TUTOR: Ing.

More information

Embedded System Application

Embedded System Application Laboratory Embedded System Application 4190.303C 2010 Spring Semester ROMs, Non-volatile and Flash Memories ELPL Naehyuck Chang Dept. of EECS/CSE Seoul National University naehyuck@snu.ac.kr Revisit Previous

More information

EXTREMELY LOW-POWER AI HARDWARE ENABLED BY CRYSTALLINE OXIDE SEMICONDUCTORS

EXTREMELY LOW-POWER AI HARDWARE ENABLED BY CRYSTALLINE OXIDE SEMICONDUCTORS Semiconductor Energy Laboratory: White Paper EXTREMELY LOW-POWER AI HARDWARE ENABLED BY CRYSTALLINE OXIDE SEMICONDUCTORS Semiconductor Energy Laboratory (SEL): Extremely low-power AI chips can be built

More information

Very Large Scale Integration (VLSI)

Very Large Scale Integration (VLSI) Very Large Scale Integration (VLSI) Lecture 8 Dr. Ahmed H. Madian ah_madian@hotmail.com Content Array Subsystems Introduction General memory array architecture SRAM (6-T cell) CAM Read only memory Introduction

More information

Programming Characteristics on Three-Dimensional NAND Flash Structure Using Edge Fringing Field Effect

Programming Characteristics on Three-Dimensional NAND Flash Structure Using Edge Fringing Field Effect JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.5, OCTOBER, 2014 http://dx.doi.org/10.5573/jsts.2014.14.5.537 Programming Characteristics on Three-Dimensional NAND Flash Structure Using Edge

More information

Current status of SOI / MPU and ASIC development for space

Current status of SOI / MPU and ASIC development for space The 23rd Microelectronics Workshop Current status of SOI / MPU and ASIC development for space Nov. 11 th 2010 Electronic Devices and Materials Group Aerospace Research and Development Directorate, JAXA

More information

FPGA Programming Technology

FPGA Programming Technology FPGA Programming Technology Static RAM: This Xilinx SRAM configuration cell is constructed from two cross-coupled inverters and uses a standard CMOS process. The configuration cell drives the gates of

More information

Chapter 3 Semiconductor Memories. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Chapter 3 Semiconductor Memories. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Chapter 3 Semiconductor Memories Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction Random Access Memories Content Addressable Memories Read

More information

Lecture 20: CAMs, ROMs, PLAs

Lecture 20: CAMs, ROMs, PLAs Lecture 2: CAMs, ROMs, PLAs Outline Content-Addressable Memories Read-Only Memories Programmable Logic Arrays 2: CAMs, ROMs, and PLAs CMOS VLSI Design 4th Ed. 2 CAMs Extension of ordinary memory (e.g.

More information

Microcontroller Survivability in Space Conditions

Microcontroller Survivability in Space Conditions Utah State University DigitalCommons@USU Physics Capstone Project Physics Student Research 5-16-2017 Microcontroller Survivability in Space Conditions Windy Olsen Utah State University Follow this and

More information

ΔΙΑΛΕΞΗ 5: FPGA Programming Technologies (aka: how to connect/disconnect wires/gates)

ΔΙΑΛΕΞΗ 5: FPGA Programming Technologies (aka: how to connect/disconnect wires/gates) ΗΜΥ 408 ΨΗΦΙΑΚΟΣ ΣΧΕΔΙΑΣΜΟΣ ΜΕ FPGAs Χειμερινό Εξάμηνο 2018 ΔΙΑΛΕΞΗ 5: FPGA Programming Technologies (aka: how to connect/disconnect wires/gates) (ack: Jurriaan Schmitz, Semiconductor Components) ΧΑΡΗΣ

More information

RTG4 PLL SEE Test Results July 10, 2017 Revised March 29, 2018 Revised July 31, 2018

RTG4 PLL SEE Test Results July 10, 2017 Revised March 29, 2018 Revised July 31, 2018 RTG4 PLL SEE Test Results July 10, 2017 Revised March 29, 2018 Revised July 31, 2018 Radiation Group 1 I. Introduction This document disseminates recently acquired single-event-effects (SEE) data on the

More information

SkyFlash FP7 Project

SkyFlash FP7 Project SkyFlash 262890 FP7 Project Development of Rad-Hard non volatile Flash memories for space applications (http://www.skyflash.eu/) Cristiano Calligaro, RedCat Devices, c.calligaro@redcatdevices.it ASI Agenzia

More information

Radiation Hardness Evaluation of a Class V 32-Bit Floating-Point Digital Signal Processor

Radiation Hardness Evaluation of a Class V 32-Bit Floating-Point Digital Signal Processor Radiation Hardness Evaluation of a Class V 32-Bit Floating-Point Digital Signal Processor Copyright [2005] IEEE. Reprinted from IEEE NSREC. R. Joshi and R. Daniels Texas Instruments Incorporated, Sherman,

More information

Radiation Susceptibility Trials on COTS Cameras for International Space Station Applications

Radiation Susceptibility Trials on COTS Cameras for International Space Station Applications Radiation Susceptibility Trials on COTS Cameras for International Space Station Applications Massimo Zampato, Roberto Finotello, Roberto Ferrario, Alberto Viareggio (Tecnomare) Sergio Losito (Agenzia Spaziale

More information

William Stallings Computer Organization and Architecture 8th Edition. Chapter 5 Internal Memory

William Stallings Computer Organization and Architecture 8th Edition. Chapter 5 Internal Memory William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory The basic element of a semiconductor memory is the memory cell. Although a variety of

More information

3D Detector Simulation with Synopsys TCAD

3D Detector Simulation with Synopsys TCAD Journée de la simulation 17/6/2013 3D Detector Simulation with Synopsys TCAD V. Gkougkousis1,2, A. Lounis 1,2, N. Dinu 1, A. Bassalat 1,3 1. Laboratoire de L'accélérateur Linéaire 2. Université Paris-SUD

More information

Ecole Polytechnique Fédérale de Lausanne EPFL GigaRadMOST Total Ionizing Dose Effects on 28 nm Bulk CMOS Technology

Ecole Polytechnique Fédérale de Lausanne EPFL GigaRadMOST Total Ionizing Dose Effects on 28 nm Bulk CMOS Technology Ecole Polytechnique Fédérale de Lausanne EPFL GigaRadMOST Total Ionizing Dose Effects on 28 nm Bulk CMOS Technology Chun-Min Zhang, Farzan Jazaeri, Alessandro Pezzotta, Christian Enz Integrated Circuits

More information

Content courtesy of Wikipedia.org. David Harrison, CEO/Design Engineer for Model Sounds Inc.

Content courtesy of Wikipedia.org. David Harrison, CEO/Design Engineer for Model Sounds Inc. Content courtesy of Wikipedia.org David Harrison, CEO/Design Engineer for Model Sounds Inc. Common FLASH Memory SD cards + mini, micro versions serial interface slower Compact Flash - parallel interface

More information

ALMA Memo No Effects of Radiation on the ALMA Correlator

ALMA Memo No Effects of Radiation on the ALMA Correlator ALMA Memo No. 462 Effects of Radiation on the ALMA Correlator Joseph Greenberg National Radio Astronomy Observatory Charlottesville, VA July 8, 2003 Abstract This memo looks specifically at the effects

More information

Fully-Depleted SOI-MOSFET Model for Circuit Simulation and its Application to 1/ f Noise Analysis 1 Abstract 2 Introduction

Fully-Depleted SOI-MOSFET Model for Circuit Simulation and its Application to 1/ f Noise Analysis 1 Abstract 2 Introduction Fully-Depleted SOI-MOSFET Model for Circuit Simulation and its Application to 1/f Noise Analysis N. Sadachika, Y. Uetsuji, D. Kitamaru, *L. Weiss, *U. Feldmann, **S. Baba, H. J. Mattausch M. Miura-Mattausch

More information

FLASH DATA RETENTION

FLASH DATA RETENTION FLASH DATA RETENTION Document #AN0011 Viking Rev. B Purpose of this Document This application note was prepared to help OEM system designers evaluate the performance of Viking solid state drive solutions

More information

Phase Change Memory and its positive influence on Flash Algorithms Rajagopal Vaideeswaran Principal Software Engineer Symantec

Phase Change Memory and its positive influence on Flash Algorithms Rajagopal Vaideeswaran Principal Software Engineer Symantec Phase Change Memory and its positive influence on Flash Algorithms Rajagopal Vaideeswaran Principal Software Engineer Symantec Agenda Why NAND / NOR? NAND and NOR Electronics Phase Change Memory (PCM)

More information

THE SMART BACKPLANE LOWERING THE COST OF SPACECRAFT AVIONICS BY IMPROVING THE RADIATION TOLERANCE OF COTS ELECTRONIC SYSTEMS Daniel Gleeson, MSc.

THE SMART BACKPLANE LOWERING THE COST OF SPACECRAFT AVIONICS BY IMPROVING THE RADIATION TOLERANCE OF COTS ELECTRONIC SYSTEMS Daniel Gleeson, MSc. THE SMART BACKPLANE LOWERING THE COST OF SPACECRAFT AVIONICS BY IMPROVING THE RADIATION TOLERANCE OF COTS ELECTRONIC SYSTEMS Daniel Gleeson, MSc. Curtiss-Wright, dgleeson@curtisswright.com Milos Melicher,

More information

NEPP Independent Single Event Upset Testing of the Microsemi RTG4: Preliminary Data

NEPP Independent Single Event Upset Testing of the Microsemi RTG4: Preliminary Data NEPP Independent Single Event Upset Testing of the Microsemi RTG4: Preliminary Data Melanie Berg, AS&D in support of NASA/GSFC Melanie.D.Berg@NASA.gov Kenneth LaBel, NASA/GSFC Jonathan Pellish, NASA/GSFC

More information

Highly Reliable Radiation Hardened Memory Cell for FINFET Technology

Highly Reliable Radiation Hardened Memory Cell for FINFET Technology Highly Reliable Radiation Hardened Memory Cell for FINFET Technology Shantha Devi.P 1, Vennila.P 2, Ramya.M 3, Krishnakumar.S 4 1PG Scholar,Department of ECE,Theni Kammavar Sangam College of Technology,Tamilnadu,India.

More information

Information Storage and Spintronics 10

Information Storage and Spintronics 10 Information Storage and Spintronics 10 Atsufumi Hirohata Department of Electronic Engineering 09:00 Tuesday, 30/October/2018 (J/Q 004) Quick Review over the Last Lecture Flash memory : NAND-flash writing

More information

Power IC 용 ESD 보호기술. 구용서 ( Yong-Seo Koo ) Electronic Engineering Dankook University, Korea

Power IC 용 ESD 보호기술. 구용서 ( Yong-Seo Koo ) Electronic Engineering Dankook University, Korea Power IC 용 ESD 보호기술 구용서 ( Yong-Seo Koo ) Electronic Engineering Dankook University, Korea yskoo@dankook.ac.kr 031-8005-3625 Outline Introduction Basic Concept of ESD Protection Circuit ESD Technology Issue

More information

WAFER PROBE AND PACKAGE TEST FAILURE ANALYSIS

WAFER PROBE AND PACKAGE TEST FAILURE ANALYSIS Clemson University TigerPrints All Theses Theses 12-2007 WAFER PROBE AND PACKAGE TEST FAILURE ANALYSIS Deepa Kalva Clemson University, dkalva@clemson.edu Follow this and additional works at: http://tigerprints.clemson.edu/all_theses

More information

79C Megabit (512k x 8-bit) EEPROM MCM FEATURES DESCRIPTION: 79C0408. Logic Diagram

79C Megabit (512k x 8-bit) EEPROM MCM FEATURES DESCRIPTION: 79C0408. Logic Diagram 79C48 4 Megabit (512k x 8-bit) EEPROM MCM CE 1 CE 2 CE 3 CE 4 RES R/B WE OE 79C48 A -16 128K x 8 128K x 8 128K x 8 128K x 8 I/O -7 Logic Diagram FEATURES Four 128k x 8-bit EEPROMs MCM RAD-PAK radiation-hardened

More information

Introduction. Chapter 1. Logic Non-Volatile Memory. List of Sections. List of Figures

Introduction. Chapter 1. Logic Non-Volatile Memory. List of Sections. List of Figures Logic Non-Volatile Memory by Charles Ching-Hsiang Hsu, Yuan-Tai Lin, Evans Ching-Sung Yang, Rick Shih-Jye Shen Chapter 1 Introduction List of Sections Section 1.1 What Are Logic NVMs 3 Section 1.2 When

More information

Latches SEU en techno IBM 130nm pour SLHC/ATLAS. CPPM, Université de la méditerranée, CNRS/IN2P3, Marseille, France

Latches SEU en techno IBM 130nm pour SLHC/ATLAS. CPPM, Université de la méditerranée, CNRS/IN2P3, Marseille, France Latches SEU en techno IBM 130nm pour SLHC/ATLAS CPPM, Université de la méditerranée, CNRS/IN2P3, Marseille, France Outline Introduction Description of the DICE latch Different implemented layouts for the

More information

Improving the Reliability of Chip-Off Forensic Analysis of NAND Flash Memory Devices. Aya Fukami, Saugata Ghose, Yixin Luo, Yu Cai, Onur Mutlu

Improving the Reliability of Chip-Off Forensic Analysis of NAND Flash Memory Devices. Aya Fukami, Saugata Ghose, Yixin Luo, Yu Cai, Onur Mutlu Improving the Reliability of Chip-Off Forensic Analysis of NAND Flash Memory Devices Aya Fukami, Saugata Ghose, Yixin Luo, Yu Cai, Onur Mutlu 1 Example Target Devices for Chip-Off Analysis Fire damaged

More information

The Zen of Nonvolatile Memories

The Zen of Nonvolatile Memories 47.3 The Zen of Nonvolatile Memories Erwin J. Prinz Freescale Semiconductor, Inc. 6501 William Cannon Drive West Austin, Texas 78735, U.S.A. (512) 895 8443 Erwin.Prinz@Freescale.com ABSTRACT Silicon technology

More information

Development of the Battery-operated Independent Radiation Detector (BIRD)

Development of the Battery-operated Independent Radiation Detector (BIRD) Development of the Battery-operated Independent Radiation Detector (BIRD) A. A. Bahadori, M. Kroupa, T. Sweet, R. Moore, M. Gruseck, J. Idarraga, S. Wheeler, R. Hagen, A. Alvarez-Hernandez, S. Hoang, N.

More information

ESD Protection Design for Mixed-Voltage I/O Interfaces -- Overview

ESD Protection Design for Mixed-Voltage I/O Interfaces -- Overview ESD Protection Design for Mixed-Voltage Interfaces -- Overview Ming-Dou Ker and Kun-Hsien Lin Abstract Electrostatic discharge (ESD) protection design for mixed-voltage interfaces has been one of the key

More information

Data Retention in MLC NAND Flash Memory: Characterization, Optimization, and Recovery

Data Retention in MLC NAND Flash Memory: Characterization, Optimization, and Recovery Data Retention in MLC NAND Flash Memory: Characterization, Optimization, and Recovery Yu Cai, Yixin Luo, Erich F. Haratsch*, Ken Mai, Onur Mutlu Carnegie Mellon University, *LSI Corporation 1 Many use

More information

Flash Memories. Ramin Roosta Dept. of Computer Engineering. EE 595 EDA / ASIC Design Lab

Flash Memories. Ramin Roosta Dept. of Computer Engineering. EE 595 EDA / ASIC Design Lab Flash Memories Ramin Roosta Dept. of Computer Engineering EE 595 EDA / ASIC Design Lab Content Non-volatile memories Flash applications Industry standards Architectures Main reliability issues New cells

More information

Semiconductor Memory Classification. Today. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. CPU Memory Hierarchy.

Semiconductor Memory Classification. Today. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. CPU Memory Hierarchy. ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec : April 4, 7 Memory Overview, Memory Core Cells Today! Memory " Classification " ROM Memories " RAM Memory " Architecture " Memory core " SRAM

More information

Challenges for Non Volatile Memory (NVM) for Automotive High Temperature Operating Conditions Alexander Muffler

Challenges for Non Volatile Memory (NVM) for Automotive High Temperature Operating Conditions Alexander Muffler Challenges for Non Volatile Memory (NVM) for Automotive High Temperature Operating Conditions Alexander Muffler Product Marketing Manager Automotive, X-FAB Outline Introduction NVM Technology & Design

More information

Ensuring Power Supply Sequencing in Spaceflight Systems

Ensuring Power Supply Sequencing in Spaceflight Systems Ensuring Power Supply Sequencing in Spaceflight Systems Introduction In today's complex multi-rail power systems, power sequencing and fault monitoring are essential to boost the performance and the health

More information

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK RF PLL+VCO Power-Up & Brown-Out Design

More information

Overview: Physically- Based Simulation of Single-Event Effects

Overview: Physically- Based Simulation of Single-Event Effects Overview: Physically- Based Simulation of Single-Event Effects Robert A. Weller Institute for Space & Defense Electronics Vanderbilt University R. A. Reed M. H. Mendenhall D. R. Ball J. A. Pellish K. M.

More information

RTL Design (2) Memory Components (RAMs & ROMs)

RTL Design (2) Memory Components (RAMs & ROMs) RTL Design (2) Memory Components (RAMs & ROMs) Memory Components All sequential circuit have a form of memory Register, latches, etc However, the term memory is generally reserved for bits that are stored

More information

Embedded Memory Alternatives

Embedded Memory Alternatives EE241 - Spring 2005 Advanced Digital Integrated Circuits Lecture 26: Embedded Memory - Flash Slides Courtesy of Randy McKee, TI Embedded Memory Alternatives Courtesy Randy McKee, TI 2 1 3 4 2 5 SRAM 3

More information

Flash Memory. Gary J. Minden November 12, 2013

Flash Memory. Gary J. Minden November 12, 2013 Flash Memory Gary J. Minden November 12, 2013 1 Memory Types Static Random Access Memory (SRAM) Register File Cache Memory on Processor Dynamic Random Access Memory (DRAM, SDRAM) Disk Solid State Disk

More information

Digital Systems. Semiconductor memories. Departamentul de Bazele Electronicii

Digital Systems. Semiconductor memories. Departamentul de Bazele Electronicii Digital Systems Semiconductor memories Departamentul de Bazele Electronicii Outline ROM memories ROM memories PROM memories EPROM memories EEPROM, Flash, MLC memories Applications with ROM memories extending

More information

Programming Matters. MLC NAND Reliability and Best Practices for Data Retention. Data I/O Corporation. Anthony Ambrose President & CEO

Programming Matters. MLC NAND Reliability and Best Practices for Data Retention. Data I/O Corporation. Anthony Ambrose President & CEO Programming Matters MLC NAND Reliability and Best Practices for Data Retention Data I/O Corporation Anthony Ambrose President & CEO Flash Memory Summit 2013 Santa Clara, CA 1 Executive Summary As Process

More information

Results of Radiation Test of the Cathode Front-end Board for CMS Endcap Muon Chambers

Results of Radiation Test of the Cathode Front-end Board for CMS Endcap Muon Chambers Results of Radiation Test of the Cathode Front-end Board for CMS Endcap Muon Chambers B. Bylsma 1, L.S. Durkin 1, J. Gu 1, T.Y. Ling 1, M. Tripathi 2 1 Department of Physics, Ohio State University, Columbus,

More information

Design of local ESD clamp for cross-power-domain interface circuits

Design of local ESD clamp for cross-power-domain interface circuits This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Design of local ESD clamp for cross-power-domain

More information

ESD Protection Device Simulation and Design

ESD Protection Device Simulation and Design ESD Protection Device Simulation and Design Introduction Electrostatic Discharge (ESD) is one of the major reliability issues in Integrated Circuits today ESD is a high current (1A) short duration (1ns

More information

Flash ( p.531)

Flash ( p.531) Introduction to CMOS VLSI Design Flash (12.4.3.531) J. J. Nahas and P. M. Kogge Modified from slides by Jay Brockman 2008, 2015,2018 [Including slides from Harris & Weste, Ed 4, Adated from Mary Jane Irwin

More information

DESIGN AND SIMULATION OF 1 BIT ARITHMETIC LOGIC UNIT DESIGN USING PASS-TRANSISTOR LOGIC FAMILIES

DESIGN AND SIMULATION OF 1 BIT ARITHMETIC LOGIC UNIT DESIGN USING PASS-TRANSISTOR LOGIC FAMILIES Volume 120 No. 6 2018, 4453-4466 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ DESIGN AND SIMULATION OF 1 BIT ARITHMETIC LOGIC UNIT DESIGN USING PASS-TRANSISTOR

More information

FLASH MEMORIES SPRINGER-SCIENCE+BUSINESS MEDIA, LLC. Paulo Cappelletti. Carla Golla. PieroOlivo. Enrico Zanoni

FLASH MEMORIES SPRINGER-SCIENCE+BUSINESS MEDIA, LLC. Paulo Cappelletti. Carla Golla. PieroOlivo. Enrico Zanoni FLASH MEMORIES FLASH MEMORIES By Paulo Cappelletti Carla Golla PieroOlivo Enrico Zanoni SPRINGER-SCIENCE+BUSINESS MEDIA, LLC Library of Congress Cataloging-in-Publication Data Flash memories 1 by Paulo

More information

LEON3-Fault Tolerant Design Against Radiation Effects ASIC

LEON3-Fault Tolerant Design Against Radiation Effects ASIC LEON3-Fault Tolerant Design Against Radiation Effects ASIC Microelectronic Presentation Days 3 rd Edition 7 March 2007 Table of Contents Page 2 Project Overview Context Industrial Organization LEON3-FT

More information

Modeling of High Voltage Devices for ESD Event Simulation in SPICE

Modeling of High Voltage Devices for ESD Event Simulation in SPICE The World Leader in High Performance Signal Processing Solutions Modeling of High Voltage Devices for ESD Event Simulation in SPICE Yuanzhong (Paul) Zhou, Javier A. Salcedo Jean-Jacques Hajjar Analog Devices

More information

Memory Design I. Array-Structured Memory Architecture. Professor Chris H. Kim. Dept. of ECE.

Memory Design I. Array-Structured Memory Architecture. Professor Chris H. Kim. Dept. of ECE. Memory Design I Professor Chris H. Kim University of Minnesota Dept. of ECE chriskim@ece.umn.edu Array-Structured Memory Architecture 2 1 Semiconductor Memory Classification Read-Write Wi Memory Non-Volatile

More information

ECEN 449 Microprocessor System Design. Memories

ECEN 449 Microprocessor System Design. Memories ECEN 449 Microprocessor System Design Memories 1 Objectives of this Lecture Unit Learn about different types of memories SRAM/DRAM/CAM /C Flash 2 1 SRAM Static Random Access Memory 3 SRAM Static Random

More information

Process Variation on Arch-structured Gate Stacked Array 3-D NAND Flash Memory

Process Variation on Arch-structured Gate Stacked Array 3-D NAND Flash Memory JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.2, APRIL, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.2.260 ISSN(Online) 2233-4866 Process Variation on Arch-structured Gate

More information

RDHA701FP10A8QK. Neutron and Total Ionizing Dose Test Report. April 2009

RDHA701FP10A8QK. Neutron and Total Ionizing Dose Test Report. April 2009 Neutron and Total Ionizing Dose Test Report International Rectifier currently does not have a DSCC approved Radiation Hardness Assurance Program for MIL-PRF-38534. 205 Crawford St, Leominster, Ma 01453

More information

CMPEN 411 VLSI Digital Circuits Spring Lecture 22: Memery, ROM

CMPEN 411 VLSI Digital Circuits Spring Lecture 22: Memery, ROM CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 22: Memery, ROM [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11 CMPEN 411 L22 S.1

More information

ATMEL ATF280E Rad Hard SRAM Based FPGA. Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit

ATMEL ATF280E Rad Hard SRAM Based FPGA. Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit ATMEL ATF280E Rad Hard SRAM Based FPGA Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit Overview Atmel FPGA Key Points and Architecture ATF280E Radiation Test Results 2 Overview Atmel FPGA Key

More information

Study on FPGA SEU Mitigation for Readout Electronics of DAMPE BGO Calorimeter

Study on FPGA SEU Mitigation for Readout Electronics of DAMPE BGO Calorimeter Study on FPGA SEU Mitigation for Readout Electronics of AMPE BGO Calorimeter Zhongtao Shen, Changqing Feng, Shanshan Gao, eliang Zhang, i Jiang, Shubin Liu, i An Abstract The BGO calorimeter, which provides

More information

Radiation hard design in CMOS image sensors. Bart Dierickx, Caeleste CPIX Workshop sept 2014, Bonn

Radiation hard design in CMOS image sensors. Bart Dierickx, Caeleste CPIX Workshop sept 2014, Bonn Radiation hard design in CMOS image sensors Bart Dierickx, Caeleste CPIX Workshop 15-17 sept 2014, Bonn Outline Introduction Total dose Total ionizon dose TID Displacement damage DD Single events SEU single

More information

Alternative Erase Verify : The Optimization for Longer Data Retention of NAND FLASH Memory

Alternative Erase Verify : The Optimization for Longer Data Retention of NAND FLASH Memory , pp.137-146 http//dx.doi.org/10.14257/ijca.2017.10.2.12 Alternative Erase Verify : The Optimization for Longer Data Retention of NAND FLASH Memory Juwan Seo 1, Namgi Kim 2 and Min Choi* 1 1 Dept. of Information

More information

A Novel Approach to a High Speed, Large Memory Spacecraft Data Storage Unit

A Novel Approach to a High Speed, Large Memory Spacecraft Data Storage Unit A Novel Approach to a High Speed, Large Memory Spacecraft Data Storage Unit L. Piché, B. Gordon - Routes AstroEngineering L. Laba, K. Magnussen - MDA 1 Presentation Outline Description of Cascade System

More information

Flash type comparison for SLC/MLC/TLC and Advantech s Ultra MLC technology

Flash type comparison for SLC/MLC/TLC and Advantech s Ultra MLC technology Flash type comparison for SLC/MLC/TLC and Advantech s Ultra MLC technology Author: Andy Chen, Product Engineer, Advantech Corporation Introduction Flash memory is a non-volatile storage element that can

More information

RADIATION TOLERANT MANY-CORE COMPUTING SYSTEM FOR AEROSPACE APPLICATIONS. Clinton Francis Gauer

RADIATION TOLERANT MANY-CORE COMPUTING SYSTEM FOR AEROSPACE APPLICATIONS. Clinton Francis Gauer RADIATION TOLERANT MANY-CORE COMPUTING SYSTEM FOR AEROSPACE APPLICATIONS by Clinton Francis Gauer A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical

More information

Hardware Design with VHDL PLDs I ECE 443. FPGAs can be configured at least once, many are reprogrammable.

Hardware Design with VHDL PLDs I ECE 443. FPGAs can be configured at least once, many are reprogrammable. PLDs, ASICs and FPGAs FPGA definition: Digital integrated circuit that contains configurable blocks of logic and configurable interconnects between these blocks. Key points: Manufacturer does NOT determine

More information