complex instruction set compute. reduced instruction set compute FETCH&EXECUTE. Instruction Register -
|
|
- Rosamund Ford
- 6 years ago
- Views:
Transcription
1 3600 XT 8086 AT PENTIUM 586 complex instruction set compute FETCH reduced instruction set compute BYTE 4 FETCH RISC CISC CISC RISC EU BIU 2 IP 3 2 FETCH FETCH&EXECUTE 16 IP 161 IP 162 Instruction Register 163 Instruction Register 164 PIPELINE : PIPELINE 174 JMP 1741 FETCH
2 Bus Interface Unit BIU 211 Execution Unit EU 221 Instruction Register THREEBUS Address Bus 241 A0A Data Bus 242 D0D Control Bus Random Access Memory RAM 251 Arithmetic Logic Unit ALU
3 AX Accumulator BX Base CX Count 3231 LOOP 324 DX Data AX DI Destination Index 3251 DS:DI 326 SI Source Index 3261 ES:SI 327 SP Stack Pointer 328 BP Base Pointer 329 DS Data Segment 3291 RAM 3210 ES Extra Segment DI 3211 CS Code Segment SS Stack Segment IP Instruction Pointer CS:IP 32132
4 Flag Register 33 Overflow O 331 SIGNED 3311 UNDERFLOW OVERFLOW = Direction D 332 = Interrupt I 333 Interrupt 3331 INT = Trap T 334 DEBUG 3341 Single Step 3342 Sign S = INTEGER 3353 Zero Z = Aux Carry A 337 DL CL BL AL CF 3371 Parity P = Carry C 339 UNSIGNED 3391 CARRY BORROW = INT CALL 2 AH SP AL CS:IP AL AH IRET 64kBytes PUSH RET Stack SP 2 SP PUSH AX : AX PUSH POP POP AX : AX POP
5 [ 20 ] = { [ RM 16 ] x [0000=16]} + [ Direct Addressing MOV AX [a101h] : Immediate Addressing MOV AX a301h : Register Addressing MOV AX BX : Indirect Addressing SI DI BX :DS BP :SS MOV AX [BX] : MOV AX [BX+SI+30] : Array Addressing MOV AX vector[bx] : : ]
6 OUT IN 16 DX 256 PORT PORT IO INT Programmable Interrupt Controller PIC INT PIC IO 8 PIC 654 PIC 655 IRQ 656 PIC 6561 Interrupt Mask Register IMR 657 IO Interrupt Request Register IRR Priority Resolver In Service Register ISR Control Logic 6511 Nested Mode ICW4 ICW2 ICW1 Initialization Command Word PIC 8 ICW4 ICW3 ICW2 ICW1 : 4 IVT ICW 8 : MOV AL ICW2 OUT 20h AL ICW ICW3 IRQ IRQ 4 Operation Command Word OCW 3 ICW OCW
7 Timer & Speaker 7 Timer OUT0 OUT1 OUT2 Counters PORT h OUT0 PORT h OUT1 PORT h OUT2 PORT Hz Control Word h PORT OUT 2 Speaker 714 Mode 3 Counter Speaker 3 Timer Speaker Timer OUT2 61h 8 PORT : 0 = 1 : 1 = 1 Timer 43h 182 AX 42h AL 42h AH IN AL 61h 8255 OR AL OUT 61h AL IN AL 61h 8255 AND AL OUT 61h AL
8 8 8 Real Mode ISR ISR Interrupt Subroutine Request INT INTA DATA 85 IF = = CLI STI 1 86 IRET NMI Maskable Interrupt Non Devide Error Single Step into 8101 OVERFLOW 8102 OF=1 811 INTO OVERFLOW Interrupt External Interrupt Internal 8131 INT INT INTO Interrupt Software 8141 INT 815 BIOS 8151 ROM
9 PENTIUM IVT 1Kbyte INT xxh INTEL 4 IP : Interrupt Ve ctor Table 8 CS Real Mode Protected Mode IVT : CS:IP 2 REBOOT INT 19h INT 19h ffff:0000 ES SS DS HALT REBOOT
10 CS:IP INT xxh INTA IP CS CS:IP IVT CS:IP INT TF IF CS IP : INT : ISR : INT IRET :
11 8k Descriptors DT Protected Mode PM Multy Tasking PM 93 Task Tasks 931 PM Selector TI RPLDPL Selector ^13=8k Descriptors 8000 Selector LDT = 1GDT = 0DT TI Request Code Privilege Level RPLCPL DT 9431 Descriptor DT RPL 9434 ES SS DS RPL 9435 CS CPL 9436 Descriptor Table DT DT 952 : 9521 MOV AX [BX] : DT DS Kbyte DT Descriptor LDT GDT DT Global DT GDT Local DT LDT GDT Register GDTR 98 GDT 981 L DT Descriptor LDTD 99 LDT GDT Descriptor 991 LDT Register LDTR 910 LDT LDTD 9101 Basic Segment Address BSA 911 DT 9111 PM 912 Descriptor DT DS Selector 9121 BSA Descriptor 9122 BSA BX Offset
12 Descriptor DT 9131 Base Address MByte 20 RM MByte 24 PM GByte 32 PM Segment Limit 9133 Offset Limit KByte 16 RM KByte 16 PM MByte 20 PM MByte Granularity G GByte 1GByte G = h fffffh : G = XXXh fffffxxxh : DB 9135 PM RM = = RISC CISC B : Byte MOV B8 OP Code h h Bytes MOV AX 9090h : 0= DB Bytes MOV EAX h : 1= DB AVL O 9137 INTEL
13 DATA STACK Descriptor 7 P 6 5 DPL DS Selector 4 S Access Rights E EDC RW A A = = S Descriptor = Descriptor = Descriptor Privilege Level DPL RPL P Descriptor = Descriptor = E Descriptor = RW W = = EDC ED = = Descriptor = RW R = = EDC C = = Flat Model Virtual Model 915 Virtual Memory Protected Mode 9153 Descriptor 9154 CS DATA CODE 13
14 GDT 916 GDTR Selector GDT GDT LDT 917 GDTR LDTR Selector GDT LDTD GDT LDT LDT DT GS FS ES DS SS CS Segment Selector CPL RPL PM PM IDT PM GDT IDT IDT GDT GDT GDTR IDT IDTR 1 Protected Enabled PE GDT EIP CS Segment Selector SS DS
15 PM 9211 IDT Interrupt Descriptor Table IVT IDTR IDT Register IDT LDT GDT 9214 IDTR IDT 9215 LIDT IRETD Descriptor ECS EIP EFLAGS : IRET CS IP FLAGS RET IP CS 922 Swap File 9221 HD 9222 RAM 9223 Swap Virtual Memory 923 Paging page 9233 PC Page 4K8K RAM : MultyTasking Swap RAM HD HD
16 16 10 Real Mode Protected Mode RM 1012 PM RM MByte Kbyte LINK LOAD model Small CS DS PM GByte DT
17 FILEasm ASCII FILEobj LINKER FILEexe HEADER LOADER HEADER ASM 1142 UnAssembly DisAssembly 115 Reverse Engineering 1151 LST 116 : IP Offset EB8:0107 BB0104 MOV BX 0401 CS:IP : 121 EB8: BB MOV BX DD = 32bit DW = 16bit DB = 8bit
18 model small model small ; 64 #MAKE_EXE# ;****Stack Segment***************************************************************** stack dw 100h ; ;****Data Segment****************************************************************** data ; Five equ 5d ; Message db 'Hello' '$' ; 10 13$ ;***** Code Segment **************************************************************** code ; START: ; pusha ;save all registers pushf ;save all flags 14 Mov ;init DS on the data segment Mov ds ax Mov ax 0a000h ;init ES on beginning of the screen Mov es ax popf ;resume all flags popa ;resume all registers ;end program returns the control to the operating system Endprogram: mov ax 4c00h int 21h ; ;************************************End of the Main Program************************ end ; assume cs:cod_seg ds:dat_seg ss:st_seg ; ;****Data Segment****************************************************************** dat_seg segment ; dat_seg ends ; ;****Stack Segment***************************************************************** st_seg segment ; DW 10 dup? ;? 2 10 st_seg ends ; ;***** Code Segment **************************************************************** cod_seg segment ; START: ; pusha ;save all registers pushf ;save all flags 15 Mov ax dat_seg ;init DS on the data segment Mov ds ax Mov ax 0a000h ;init ES on beginning of the screen Mov es ax popf ;resume all flags popa ;resume all registers ;end program returns the control to the operating system Endprogram: mov ax 4c00h int 21h ; ;************************************End of the Main Program************************ cod_seg ends ; end cs:start ds:dat_seg ss:st_seg ; 18
19 :X
20 20
21 Character Name Char Code Decimal Binary Hex Null NUL Start of Heading SOH Ctrl A Start of Text STX Ctrl B End of Text ETX Ctrl C End of Transmit EOT Ctrl D Enquiry ENQ Ctrl E Acknowledge ACK Ctrl F Bell BEL Ctrl G Back Space BS Ctrl H Horizontal Tab TAB Ctrl I Line Feed LF Ctrl J A Vertical Tab VT Ctrl K B Form Feed FF Ctrl L C Carriage Return CR Ctrl M D Shift Out SO Ctrl N E Shift In SI Ctrl O F Data Line Escape DLE Ctrl P Device Control 1 DC1 Ctrl Q Device Control 2 DC2 Ctrl R Device Control 3 DC3 Ctrl S Device Control 4 DC4 Ctrl T Negative Acknowledge NAK Ctrl U Synchronous Idle SYN Ctrl V End of Transmit Block ETB Ctrl W Cancel CAN Ctrl X End of Medium EM Ctrl Y Substitute SUB Ctrl Z A Escape ESC Ctrl [ B File Separator FS Ctrl \ C Group Separator GS Ctrl ] D Record Separator RS Ctrl ^ E Unit Separator US Ctrl _ F Space Exclamation Point! Shift Double Quote Shift PoundNumber Sign # Shift Dollar Sign $ Shift Percent Sign % Shift Ampersand & Shift Single Quote ASCII 17 Left Parenthesis Shift Right Parenthesis Shift Asterisk * Shift A Plus Sign + Shift = B Comma C Hyphen Minus Sign D Period E Forward Slash F Zero Digit One Digit Two Digit Three Digit Four Digit Five Digit Six Digit Seven Digit Eight Digit Nine Digit Colon : Shift ; A Semicolon ; ; B LessThan Sign < Shift C Equals Sign = = D GreaterThan Sign > Shift E Question Mark? Shift F At Shift Capital A A Shift A Capital B B Shift B Capital C C Shift C Capital D D Shift D Capital E E Shift E Capital F F Shift F Capital G G Shift G Capital H H Shift H Capital I I Shift I Capital J J Shift J A Capital K K Shift K B Capital L L Shift L C Capital M M Shift M D Capital N N Shift N E Capital O O Shift O F Capital P P Shift P
22 Capital Q Q Shift Q Capital R R Shift R Capital S S Shift S Capital T T Shift T Capital U U Shift U Capital V V Shift V Capital W W Shift W Capital X X Shift X Capital Y Y Shift Y Capital Z Z Shift Z A Left Bracket [ [ B Backward Slash \ \ C Right Bracket ] ] D Caret ^ Shift E Underscore _ Shift F Back Quote ` ` Lowercase A a A Lowercase B b B Lowercase C c C Lowercase D d D Lowercase E e E Lowercase F f F Lowercase G g G Lowercase I I I Lowercase J j J A Lowercase K k K B Lowercase L l L C Lowercase M m M D Lowercase N n N E Lowercase O o O F Lowercase P p P Lowercase Q q Q Lowercase R r R Lowercase S s S Lowercase T t T Lowercase U u U Lowercase V v V Lowercase W w W Lowercase X x X Lowercase Y y Y Lowercase Z z Z A Left Brace { Shift [ B Vertical Bar Shift \ C Right Brace } Shift ] D Tilde ~ Shift ` E Delta F Lowercase H h H
23 bit setting MSB bit LSB normal foreground 0 X X X X X X X blinkingbold 1 X X X X X X X background X b b b X X X X foreground X X X X X f f f Bold X X X X B X X X MOV AX 03h INT 10h 2 * 25* 80= 4KByte B800:0000h TEXT A000:0000h Byte 80 8 Byte MOV DL column MOV DH row MOV AH 2h INT 10h MOV DX offset String MOV AH 9h INT 21h DL DH 8* place 8 color MOV DI place MOV byte ptr[di] color MOV byte Dptr[DI] color 23
24 MOV AX 03h INT 10h MOV AH 0Ch INT 10h MOV AH 0Dh INT 10h MOV BH 0h MOV AH 2h INT 10h MOV AH 4Ch INT 21h MOV AH 1h INT 21h MOV AH 8h INT 21h MOV AH 2h INT 21h MOV AH 9h INT 21h MOV AH 0ah INT 21h $ 13d=0Dh DX DX ENTER AL DL ENTER ASCCI 10d=0Ah TEXT DX CX AL DX CX AL DH DL BH= Byte Byte
25 INT 33h MOV AX 07h MOV CX 0h MOV DX screenwidth INT 33h MOV AX 07h MOV CX 0h MOV DX screenheight INT 33h 0 1 = DX CX BX MOV AH 0eh MOV BH 0 INT 10h MOV DX Xbytes INT 27h DX??? AL Xbytes X IN AL 64h IN AL 60h OUT 20h 20h PIC ISR End Of Interrupt = EOI PIC 20h AL = 1 LSB PIC
26 2 2 LOOP 128 IP IP CS 1 22 LOOP LOOP loopstart : 2212 loopstart 2213 CX LOOP 2215 OF AF CF Jump JMP JMP jumppoint : 2222 jumppoint CALL RET CALL routine : routine RET Compare CMP CMP AX BX : 2242 AX=AX BX 2243 ZF 2244 Clear Direction CLD DF Set Direction STD DF IN IN AX 63h : 2273 OUT OUT 61h AX : 2283 Load Effective Address LEA DS:DX : DX 2292 MOV DX offset Var 2210 Var DX C lear I CLI 2211 IF= Set I STI 2212 IF=
27 CX REP DEBUG 231 DEBUG MSDOS : 2321 R 2322 D 2323 E HEX 2324 T trace 2325 G 2326 A 2327 U 2328? DEBUG 233 DEBUG DEBUG RUN Window START
IA32 Intel 32-bit Architecture
1 2 IA32 Intel 32-bit Architecture Intel 32-bit Architecture (IA32) 32-bit machine CISC: 32-bit internal and external data bus 32-bit external address bus 8086 general registers extended to 32 bit width
More informationBasic Execution Environment
Basic Execution Environment 3 CHAPTER 3 BASIC EXECUTION ENVIRONMENT This chapter describes the basic execution environment of an Intel Architecture processor as seen by assembly-language programmers.
More informationIntroduction to IA-32. Jo, Heeseung
Introduction to IA-32 Jo, Heeseung IA-32 Processors Evolutionary design Starting in 1978 with 8086 Added more features as time goes on Still support old features, although obsolete Totally dominate computer
More informationINTRODUCTION TO IA-32. Jo, Heeseung
INTRODUCTION TO IA-32 Jo, Heeseung IA-32 PROCESSORS Evolutionary design Starting in 1978 with 8086 Added more features as time goes on Still support old features, although obsolete Totally dominate computer
More informationComplex Instruction Set Computer (CISC)
Introduction ti to IA-32 IA-32 Processors Evolutionary design Starting in 1978 with 886 Added more features as time goes on Still support old features, although obsolete Totally dominate computer market
More informationCode segment Stack segment
Registers Most of the registers contain data/instruction offsets within 64 KB memory segment. There are four different 64 KB segments for instructions, stack, data and extra data. To specify where in 1
More informationIntel 8086 MICROPROCESSOR ARCHITECTURE
Intel 8086 MICROPROCESSOR ARCHITECTURE 1 Features It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 2 20 memory locations (1 MB). It can support up to 64K I/O ports. It provides 14, 16
More informationNorthern India Engineering College, Delhi (GGSIP University) PAPER I
PAPER I Q1.Explain IVT? ANS. interrupt vector table is a memory space for storing starting addresses of all the interrupt service routine. It stores CS:IP PAIR corresponding to each ISR. An interrupt vector
More information8086 INTERNAL ARCHITECTURE
8086 INTERNAL ARCHITECTURE Segment 2 Intel 8086 Microprocessor The 8086 CPU is divided into two independent functional parts: a) The Bus interface unit (BIU) b) Execution Unit (EU) Dividing the work between
More informationExperiment 3. TITLE Optional: Write here the Title of your program.model SMALL This directive defines the memory model used in the program.
Experiment 3 Introduction: In this experiment the students are exposed to the structure of an assembly language program and the definition of data variables and constants. Objectives: Assembly language
More informationEEM336 Microprocessors I. Data Movement Instructions
EEM336 Microprocessors I Data Movement Instructions Introduction This chapter concentrates on common data movement instructions. 2 Chapter Objectives Upon completion of this chapter, you will be able to:
More informationSRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE EC6504 MICROPROCESSOR AND MICROCONTROLLER (REGULATION 2013)
SRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE EC6504 MICROPROCESSOR AND MICROCONTROLLER (REGULATION 2013) UNIT I THE 8086 MICROPROCESSOR PART A (2 MARKS) 1. What are the functional
More informationIntel 8086 MICROPROCESSOR. By Y V S Murthy
Intel 8086 MICROPROCESSOR By Y V S Murthy 1 Features It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 2 20 memory locations (1 MB). It can support up to 64K I/O ports. It provides 14,
More information9/25/ Software & Hardware Architecture
8086 Software & Hardware Architecture 1 INTRODUCTION It is a multipurpose programmable clock drive register based integrated electronic device, that reads binary instructions from a storage device called
More informationMICROPROCESSOR MICROPROCESSOR ARCHITECTURE. Prof. P. C. Patil UOP S.E.COMP (SEM-II)
MICROPROCESSOR UOP S.E.COMP (SEM-II) 80386 MICROPROCESSOR ARCHITECTURE Prof. P. C. Patil Department of Computer Engg Sandip Institute of Engineering & Management Nashik pc.patil@siem.org.in 1 Introduction
More informationLecture 5:8086 Outline: 1. introduction 2. execution unit 3. bus interface unit
Lecture 5:8086 Outline: 1. introduction 2. execution unit 3. bus interface unit 1 1. introduction The internal function of 8086 processor are partitioned logically into processing units,bus Interface Unit(BIU)
More informationIntroduction to Microprocessor
Introduction to Microprocessor The microprocessor is a general purpose programmable logic device. It is the brain of the computer and it performs all the computational tasks, calculations data processing
More informationMICROPROCESSOR MICROPROCESSOR ARCHITECTURE. Prof. P. C. Patil UOP S.E.COMP (SEM-II)
MICROPROCESSOR UOP S.E.COMP (SEM-II) 80386 MICROPROCESSOR ARCHITECTURE Prof. P. C. Patil Department of Computer Engg Sandip Institute of Engineering & Management Nashik pc.patil@siem.org.in 1 Introduction
More informationiapx Systems Electronic Computers M
iapx Systems Electronic Computers M 1 iapx History We analyze 32 bit systems: generalization to 64 bits is straigtforward Segment Registers (16 bits) Code Segment Stack Segment Data Segment Extra Ssegment
More informationASCII Code - The extended ASCII table
ASCII Code - The extended ASCII table ASCII, stands for American Standard Code for Information Interchange. It's a 7-bit character code where every single bit represents a unique character. On this webpage
More informationUNIT 2 PROCESSORS ORGANIZATION CONT.
UNIT 2 PROCESSORS ORGANIZATION CONT. Types of Operand Addresses Numbers Integer/floating point Characters ASCII etc. Logical Data Bits or flags x86 Data Types Operands in 8 bit -Byte 16 bit- word 32 bit-
More informationEXPERIMENT WRITE UP. LEARNING OBJECTIVES: 1. Get hands on experience with Assembly Language Programming 2. Write and debug programs in TASM/MASM
EXPERIMENT WRITE UP AIM: Assembly language program for 16 bit BCD addition LEARNING OBJECTIVES: 1. Get hands on experience with Assembly Language Programming 2. Write and debug programs in TASM/MASM TOOLS/SOFTWARE
More informationVARDHAMAN COLLEGE OF ENGINEERING (AUTONOMOUS) Shamshabad, Hyderabad
Introduction to MS-DOS Debugger DEBUG In this laboratory, we will use DEBUG program and learn how to: 1. Examine and modify the contents of the 8086 s internal registers, and dedicated parts of the memory
More informationOOstaExcel.ir. J. Abbasi Syooki. HTML Number. Device Control 1 (oft. XON) Device Control 3 (oft. Negative Acknowledgement
OOstaExcel.ir J. Abbasi Syooki HTML Name HTML Number دهدهی ا کتال هگزاد سیمال باینری نشانه )کاراکتر( توضیح Null char Start of Heading Start of Text End of Text End of Transmission Enquiry Acknowledgment
More informationInternal architecture of 8086
Case Study: Intel Processors Internal architecture of 8086 Slide 1 Case Study: Intel Processors FEATURES OF 8086 It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 220 memory locations (1
More informationIntel 8086: Instruction Set
IUST-EE (Chapter 6) Intel 8086: Instruction Set 1 Outline Instruction Set Data Transfer Instructions Arithmetic Instructions Bit Manipulation Instructions String Instructions Unconditional Transfer Instruction
More informationSPRING TERM BM 310E MICROPROCESSORS LABORATORY PRELIMINARY STUDY
BACKGROUND 8086 CPU has 8 general purpose registers listed below: AX - the accumulator register (divided into AH / AL): 1. Generates shortest machine code 2. Arithmetic, logic and data transfer 3. One
More information1.1. INTRODUCTION 1.2. NUMBER SYSTEMS
Chapter 1. 1.1. INTRODUCTION Digital computers have brought about the information age that we live in today. Computers are important tools because they can locate and process enormous amounts of information
More informationMICROPROCESSOR PROGRAMMING AND SYSTEM DESIGN
MICROPROCESSOR PROGRAMMING AND SYSTEM DESIGN ROAD MAP SDK-86 Intel 8086 Features 8086 Block Diagram 8086 Architecture Bus Interface Unit Execution Unit 8086 Architecture 8086 Programmer s Model Flag Register
More informationicroprocessor istory of Microprocessor ntel 8086:
Microprocessor A microprocessor is an electronic device which computes on the given input similar to CPU of a computer. It is made by fabricating millions (or billions) of transistors on a single chip.
More informationCC411: Introduction To Microprocessors
CC411: Introduction To Microprocessors OBJECTIVES this chapter enables the student to: Describe the Intel family of microprocessors from 8085 to Pentium. In terms of bus size, physical memory & special
More informationEC-333 Microprocessor and Interfacing Techniques
EC-333 Microprocessor and Interfacing Techniques Lecture 3 The Microprocessor and its Architecture Dr Hashim Ali Fall - 2018 Department of Computer Science and Engineering HITEC University Taxila Slides
More informationMachine-level Representation of Programs. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University
Machine-level Representation of Programs Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Program? 짬뽕라면 준비시간 :10 분, 조리시간 :10 분 재료라면 1개, 스프 1봉지, 오징어
More informationADVANCE MICROPROCESSOR & INTERFACING
VENUS INTERNATIONAL COLLEGE OF TECHNOLOGY Gandhinagar Department of Computer Enggineering ADVANCE MICROPROCESSOR & INTERFACING Name : Enroll no. : Class Year : 2014-15 : 5 th SEM C.E. VENUS INTERNATIONAL
More informationCome and join us at WebLyceum
Come and join us at WebLyceum For Past Papers, Quiz, Assignments, GDBs, Video Lectures etc Go to http://www.weblyceum.com and click Register In Case of any Problem Contact Administrators Rana Muhammad
More information1. Character/String Data, Expressions & Intrinsic Functions. Numeric Representation of Non-numeric Values. (CHARACTER Data Type), Part 1
Character/String Data, Expressions Intrinsic Functions (CHARACTER Data Type), Part 1 1. Character/String Data, Expressions Intrinsic Functions (CHARACTER Data Type), Part 1 2. Numeric Representation of
More informationLecture (09) x86 programming 8
Lecture (09) x86 programming 8 By: Dr. Ahmed ElShafee 1 Basic Input Output System BIOS BIOS refers to a set of procedures or functions that enable the programmer have access to the hardware of the computer.
More informationThe Microprocessor and its Architecture
The Microprocessor and its Architecture Contents Internal architecture of the Microprocessor: The programmer s model, i.e. The registers model The processor model (organization) Real mode memory addressing
More informationAssembly Language. Dr. Esam Al_Qaralleh CE Department Princess Sumaya University for Technology. Overview of Assembly Language
4345 Assembly Language Assembly Language Dr. Esam Al_Qaralleh CE Department Princess Sumaya University for Technology Assembly Language 3-1 Overview of Assembly Language Advantages: Faster as compared
More informationMicroprocessor. By Mrs. R.P.Chaudhari Mrs.P.S.Patil
Microprocessor By Mrs. R.P.Chaudhari Mrs.P.S.Patil Chapter 1 Basics of Microprocessor CO-Draw Architecture Of 8085 Salient Features of 8085 It is a 8 bit microprocessor. It is manufactured with N-MOS technology.
More informationArchitecture of 8086 Microprocessor
MCQ on Microprocessor and Interfacing Technique S.E.Compure (Sem-II) UNIT 1 Architecture of 8086 Microprocessor 1 marks Questions 1. Which is first microprocessor? (a) 8008 (b) 8085 (c) 8086 (d) 4004 2.
More informationMicrocomputer Architecture..Second Year (Sem.2).Lecture(2) مدرس المادة : م. سندس العزاوي... قسم / الحاسبات
1) Input/output In computing, input/output or I/O, is the communication between an information processing system (such as a computer) and the outside world, possibly a human or another information processing
More informationMICROPROCESSOR ALL IN ONE. Prof. P. C. Patil UOP S.E.COMP (SEM-II)
MICROPROCESSOR UOP S.E.COMP (SEM-II) 80386 ALL IN ONE Prof. P. C. Patil Department of Computer Engg Sandip Institute of Engineering & Management Nashik pc.patil@siem.org.in 1 Architecture of 80386 2 ARCHITECTURE
More informationNumber Systems II MA1S1. Tristan McLoughlin. November 30, 2013
Number Systems II MA1S1 Tristan McLoughlin November 30, 2013 http://en.wikipedia.org/wiki/binary numeral system http://accu.org/index.php/articles/18 http://www.binaryconvert.com http://en.wikipedia.org/wiki/ascii
More informationModule 3 Instruction Set Architecture (ISA)
Module 3 Instruction Set Architecture (ISA) I S A L E V E L E L E M E N T S O F I N S T R U C T I O N S I N S T R U C T I O N S T Y P E S N U M B E R O F A D D R E S S E S R E G I S T E R S T Y P E S O
More informationMicroprocessor and Assembly Language Week-5. System Programming, BCS 6th, IBMS (2017)
Microprocessor and Assembly Language Week-5 System Programming, BCS 6th, IBMS (2017) High Speed Memory Registers CPU store data temporarily in these location CPU process, store and transfer data from one
More information6/17/2011. Introduction. Chapter Objectives Upon completion of this chapter, you will be able to:
Chapter 2: The Microprocessor and its Architecture Chapter 2: The Microprocessor and its Architecture Chapter 2: The Microprocessor and its Architecture Introduction This chapter presents the microprocessor
More informationUS06CCSC04: Introduction to Microprocessors and Assembly Language UNIT 1: Assembly Language Terms & Directives
Introduction: US06CCSC04: Introduction to Microprocessors and A microprocessor is the chip containing some control and logic circuits that is capable of a making arithmetic and logical decision based on
More informationCMSC 313 Lecture 03 Multiple-byte data big-endian vs little-endian sign extension Multiplication and division Floating point formats Character Codes
Multiple-byte data CMSC 313 Lecture 03 big-endian vs little-endian sign extension Multiplication and division Floating point formats Character Codes UMBC, CMSC313, Richard Chang 4-5 Chapter
More informationFD-011WU. 2D Barcode Reader User Guide V1.6CC
FD-011WU 2D Barcode Reader User Guide V1.6CC Table of Contents 1 Getting Started... 1 1.1 Factory Defaults... 1 2 Communication Interfaces...2 2.1 TTL-232 Interface... 2 2.2 Baud Rate... 3 2.3 Data Bit
More informationChapter 2: The Microprocessor and its Architecture
Chapter 2: The Microprocessor and its Architecture Chapter 2: The Microprocessor and its Architecture Chapter 2: The Microprocessor and its Architecture Introduction This chapter presents the microprocessor
More informationInterrupts. Chapter 20 S. Dandamudi. Outline. Exceptions
Interrupts Chapter 20 S. Dandamudi Outline What are interrupts? Types of interrupts Software interrupts Hardware interrupts Exceptions Interrupt processing Protected mode Real mode Software interrupts
More informationWe can study computer architectures by starting with the basic building blocks. Adders, decoders, multiplexors, flip-flops, registers,...
COMPUTER ARCHITECTURE II: MICROPROCESSOR PROGRAMMING We can study computer architectures by starting with the basic building blocks Transistors and logic gates To build more complex circuits Adders, decoders,
More informationx86 Assembly Tutorial COS 318: Fall 2017
x86 Assembly Tutorial COS 318: Fall 2017 Project 1 Schedule Design Review: Monday 9/25 Sign up for 10-min slot from 3:00pm to 7:00pm Complete set up and answer posted questions (Official) Precept: Monday
More informationData Representation and Binary Arithmetic. Lecture 2
Data Representation and Binary Arithmetic Lecture 2 Computer Data Data is stored as binary; 0 s and 1 s Because two-state ( 0 & 1 ) logic elements can be manufactured easily Bit: binary digit (smallest
More informationQuestion Bank Part-A UNIT I- THE 8086 MICROPROCESSOR 1. What is microprocessor? A microprocessor is a multipurpose, programmable, clock-driven, register-based electronic device that reads binary information
More informationProgram controlled semiconductor device (IC) which fetches (from memory), decodes and executes instructions.
8086 Microprocessor Microprocessor Program controlled semiconductor device (IC) which fetches (from memory), decodes and executes instructions. It is used as CPU (Central Processing Unit) in computers.
More informationLecture 5: Computer Organization Instruction Execution. Computer Organization Block Diagram. Components. General Purpose Registers.
Lecture 5: Computer Organization Instruction Execution Computer Organization Addressing Buses Fetch-Execute Cycle Computer Organization CPU Control Unit U Input Output Memory Components Control Unit fetches
More informationCharacters Lesson Outline
Outline 1. Outline 2. Numeric Encoding of Non-numeric Data #1 3. Numeric Encoding of Non-numeric Data #2 4. Representing Characters 5. How Characters Are Represented #1 6. How Characters Are Represented
More informationPROTECTION CHAPTER 4 PROTECTION
Protection 4 CHAPTER 4 PROTECTION In protected mode, the Intel Architecture provides a protection mechanism that operates at both the segment level and the page level. This protection mechanism provides
More informationHardware and Software Architecture. Chapter 2
Hardware and Software Architecture Chapter 2 1 Basic Components The x86 processor communicates with main memory and I/O devices via buses Data bus for transferring data Address bus for the address of a
More informationChapter 12: INTERRUPTS
Chapter 12: INTERRUPTS 12 1 BASIC INTERRUPT PROCESSING This section discusses the function of an interrupt in a microprocessor-based system. Structure and features of interrupts available to Intel microprocessors.
More informationCMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 02, FALL 2012
CMSC 33 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 2, FALL 22 TOPICS TODAY Bits of Memory Data formats for negative numbers Modulo arithmetic & two s complement Floating point formats
More informationExperiment 3 3 Basic Input Output
Experiment 3 3 Basic Input Output Introduction The aim of this experiment is to introduce the use of input/output through the DOS interrupt. Objectives: INT Instruction Keyboard access using DOS function
More informationAssembler Programming. Lecture 2
Assembler Programming Lecture 2 Lecture 2 8086 family architecture. From 8086 to Pentium4. Registers, flags, memory organization. Logical, physical, effective address. Addressing modes. Processor Processor
More informationS-Series Sensor ASCII Protocol v8.1.0
S-Series Sensor v8.1.0 Legend: ADR Node/Slave Address TIME STAT Status Byte ERR CTRL Control Byte SP # POS Position DATA TARG Target CHAR VEL Velocity OFF SN CODE PAR # Serial Number Security Code Parameter
More informationCG2007 Microprocessor systems.
CG2007 Microprocessor systems Tutorial 1 Semester 2 AY 2011-12 Ganesh Iyer ganesh.vigneswara@gmail.com http://ganeshniyer.com About Me I have 3 years of Industry work experience in Bangalore, India. I
More informationEXPERIMENT 8: Introduction to Universal Serial Asynchronous Receive Transmit (USART)
EXPERIMENT 8: Introduction to Universal Serial Asynchronous Receive Transmit (USART) Objective: Introduction To understand and apply USART command for sending and receiving data Universal Serial Asynchronous
More informationUNIT II OVERVIEW MICROPROCESSORS AND MICROCONTROLLERS MATERIAL. Introduction to 8086 microprocessors. Architecture of 8086 processors
OVERVIEW UNIT II Introduction to 8086 microprocessors Architecture of 8086 processors Register Organization of 8086 Memory Segmentation of 8086 Pin Diagram of 8086 Timing Diagrams for 8086 Interrupts of
More informationORG ; TWO. Assembly Language Programming
Dec 2 Hex 2 Bin 00000010 ORG ; TWO Assembly Language Programming OBJECTIVES this chapter enables the student to: Explain the difference between Assembly language instructions and pseudo-instructions. Identify
More informationUnit 08 Advanced Microprocessor
Unit 08 Advanced Microprocessor 1. Features of 80386 The 80386 microprocessor is an enhanced version of the 80286 microprocessor Memory-management unit is enhanced to provide memory paging. The 80386 also
More informationCS401 Assembly Language Solved MCQS From Midterm Papers
CS401 Assembly Language Solved MCQS From Midterm Papers May 14,2011 MC100401285 Moaaz.pk@gmail.com MC100401285@gmail.com PSMD01(IEMS) Question No:1 ( Marks: 1 ) - Please choose one The first instruction
More informationEEM336 Microprocessors I. The Microprocessor and Its Architecture
EEM336 Microprocessors I The Microprocessor and Its Architecture Introduction This chapter presents the microprocessor as a programmable device by first looking at its internal programming model and then
More informationQ1: Multiple choice / 20 Q2: Protected mode memory accesses
16.317: Microprocessor-Based Systems I Summer 2012 Exam 2 August 1, 2012 Name: ID #: For this exam, you may use a calculator and one 8.5 x 11 double-sided page of notes. All other electronic devices (e.g.,
More informationChapter 3. Information Representation
Chapter 3 Information Representation Instruction Set Architecture APPLICATION LEVEL HIGH-ORDER LANGUAGE LEVEL ASSEMBLY LEVEL OPERATING SYSTEM LEVEL INSTRUCTION SET ARCHITECTURE LEVEL 3 MICROCODE LEVEL
More information3.1 DATA MOVEMENT INSTRUCTIONS 45
3.1.1 General-Purpose Data Movement s 45 3.1.2 Stack Manipulation... 46 3.1.3 Type Conversion... 48 3.2.1 Addition and Subtraction... 51 3.1 DATA MOVEMENT INSTRUCTIONS 45 MOV (Move) transfers a byte, word,
More information8086 Interrupts and Interrupt Responses:
UNIT-III PART -A INTERRUPTS AND PROGRAMMABLE INTERRUPT CONTROLLERS Contents at a glance: 8086 Interrupts and Interrupt Responses Introduction to DOS and BIOS interrupts 8259A Priority Interrupt Controller
More informationEXPERIMENT 7: Introduction to Universal Serial Asynchronous Receive Transmit (USART)
EXPERIMENT 7: Introduction to Universal Serial Asynchronous Receive Transmit (USART) Objective: To understand and apply USART command for sending and receiving data Introduction Universal Serial Asynchronous
More informationScott M. Lewandowski CS295-2: Advanced Topics in Debugging September 21, 1998
Scott M. Lewandowski CS295-2: Advanced Topics in Debugging September 21, 1998 Assembler Syntax Everything looks like this: label: instruction dest,src instruction label Comments: comment $ This is a comment
More informationProgramming in Module. Near Call
Programming in Module Main: sub1: call sub1 sub ax,ax sub1 sub1 proc near sub ax,ax endp sub1 sub1 proc Far sub ax,ax endp Near Call sub1 sub1 Main: call sub1 sub1: sub ax,ax proc near sub ax,ax endp SP
More information2a. Codes and number systems (continued) How to get the binary representation of an integer: special case of application of the inverse Horner scheme
2a. Codes and number systems (continued) How to get the binary representation of an integer: special case of application of the inverse Horner scheme repeated (integer) division by two. Example: What is
More informationThe Pentium Processor
The Pentium Processor Chapter 7 S. Dandamudi Outline Pentium family history Pentium processor details Pentium registers Data Pointer and index Control Segment Real mode memory architecture Protected mode
More informationCHAPTER 3 BASIC EXECUTION ENVIRONMENT
CHAPTER 3 BASIC EXECUTION ENVIRONMENT This chapter describes the basic execution environment of an Intel 64 or I A-32 processor as seen by assemblylanguage programmers. It describes how the processor executes
More informationLecture (02) The Microprocessor and Its Architecture By: Dr. Ahmed ElShafee
Lecture (02) The Microprocessor and Its Architecture By: Dr. Ahmed ElShafee ١ INTERNAL MICROPROCESSOR ARCHITECTURE Before a program is written or instruction investigated, internal configuration of the
More informationMK D Imager Barcode Scanner Configuration Guide
MK-5500 2D Imager Barcode Scanner Configuration Guide V1.4 Table of Contents 1 Getting Started... 3 1.1 About This Guide... 3 1.2 Barcode Scanning... 3 1.3 Factory Defaults... 3 2 Communication Interfaces...
More informationiapx86 Protection Electronic Computers M
iapx86 Protection Electronic Computers M 1 Protection Multitasking (multiple processes) > the system must prevent an uncontrolled access of a process to the memory space of another process....and that
More informationMicrokernel Construction
Microkernel Construction Kernel Entry / Exit Nils Asmussen 05/04/2017 1 / 45 Outline x86 Details Protection Facilities Interrupts and Exceptions Instructions for Entry/Exit Entering NOVA Leaving NOVA 2
More informationThe Boot: Getting ready for the OS
The Boot: Getting ready for the OS LISHA/UFSC Prof. Dr. Antônio Augusto Fröhlich guto@lisha.ufsc.br http://www.lisha.ufsc.br/guto March 2011 March 2011 (http://www.lisha.ufsc.br) 1 Where are we now? BIOS
More informationMarking Scheme. Examination Paper Department of CE. Module: Microprocessors (630313)
Philadelphia University Faculty of Engineering Marking Scheme Examination Paper Department of CE Module: Microprocessors (630313) Final Exam Second Semester Date: 02/06/2018 Section 1 Weighting 40% of
More information16-Bit Intel Processor Architecture
IBM-PC Organization 16-Bit Intel Processor Architecture A-16 bit microprocessor can operate on 16 bits of data at a time. 8086/8088 have the simplest structure 8086/8088 have the same instruction set,
More informationMarking Scheme. Examination Paper. Module: Microprocessors (630313)
Philadelphia University Faculty of Engineering Marking Scheme Examination Paper Department of CE Module: Microprocessors (630313) Final Exam Second Semester Date: 12/06/2017 Section 1 Weighting 40% of
More informationComputer Architecture and System Software Lecture 06: Assembly Language Programming
Computer Architecture and System Software Lecture 06: Assembly Language Programming Instructor: Rob Bergen Applied Computer Science University of Winnipeg Announcements Assignment 3 due thursday Midterm
More informationMicrokernel Construction
Kernel Entry / Exit SS2013 Control Transfer Microkernel User Stack A Address Space Kernel Stack A User Stack User Stack B Address Space Kernel Stack B User Stack 1. Kernel Entry (A) 2. Thread Switch (A
More informationAddressing Modes on the x86
Addressing Modes on the x86 register addressing mode mov ax, ax, mov ax, bx mov ax, cx mov ax, dx constant addressing mode mov ax, 25 mov bx, 195 mov cx, 2056 mov dx, 1000 accessing data in memory There
More informationA Presentation created By Ramesh.K Press Ctrl+l for full screen view
Press Ctrl+l for full screen view A Presentation created By Ramesh.K rameshpkd@gmail.com Press Ctrl+l for full screen view A Microprocessor sor is a multipurpose, programmable logic device that reads binary
More informationFundamentals of Programming (C)
Borrowed from lecturer notes by Omid Jafarinezhad Fundamentals of Programming (C) Group 8 Lecturer: Vahid Khodabakhshi Lecture Number Systems Department of Computer Engineering Outline Numeral Systems
More informationThe x86 Microprocessors. Introduction. The 80x86 Microprocessors. 1.1 Assembly Language
The x86 Microprocessors Introduction 1.1 Assembly Language Numbering and Coding Systems Human beings use the decimal system (base 10) Decimal digits: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 Computer systems use the
More informationSPRING TERM BM 310E MICROPROCESSORS LABORATORY PRELIMINARY STUDY
BACKGROUND Segment The "SEGMENT" and "ENDS" directives indicate to the assembler the beginning and ending of a segment and have the following format label SEGMENT [options] ;place the statements belonging
More informationIntel x86 Memory. Architecture. The x86 isn't all that complex it just doesn't make a lot of sense. Program Segments. x86 Data and Address Ranges
1 2 Intel x86 Memory The x86 isn't all that complex it just doesn't make a lot of sense. Architecture Mike Johnson, Leader of 80x86 Design at AMD, Microprocessor Report (1994) 3 4 Program Segments x86
More informationINSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad
INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 043 COMPUTER SCIENCE AND ENGINEERING TUTORIAL QUESTION BANK Name : MICROPROCESSORS AND INTERFACING Code : AEC021 Class : B.
More information