Towards Power Management for FreeBSD
|
|
- Neal Porter
- 6 years ago
- Views:
Transcription
1 Towards Power Management for FreeBSD Robin Randhawa FreeBSD Developer Summit Computer Laboratory University of Cambridge August 2015
2 Agenda An overview of Energy Aware Scheduling (EAS) for Linux Discussion on possibilities for FreeBSD
3 Motivations for EAS Hardware topologies are becoming more varied, accommodating different power/ performance budgets SMP, multi-cluster SMP, ARM big.little technology Per core/per cluster DVFS (Dynamic Voltage & Frequency Scaling) Linux power management frameworks are uncoordinated and hard to tune for different topologies cpufreq vs cpuidle vs scheduler The Task Scheduler is best placed to orchestrate power-performance control
4 Conventional Scheduling Scheduling policy decides task placement Affects performance and energy consumption Capacity Waking task Utilization Mainline Linux policy is work preserving Only cares about maximizing throughput DVFS and idle-states controlled by independent policy governors. Designed for SMP, not energy-aware Max capacity Current capacity? CPU cluster 0 1
5 Energy Aware Scheduling Energy-Aware Scheduling (EAS) policy Pick CPU with sufficient spare capacity and smallest energy impact Waking task Requirements Capacity? Utilization Tracking of task Platform energy model Supports all topologies SMP big.little Async DVFS Max capacity big Max capacity little Current capacity CPU cluster little big
6 Scale invariant load No invariance MHz MHz Throughput t MHz Running Area doubled t Utilization doubled t MHz Throughput ~Same area t ~Same t 0 t t 0 t
7 Component energy model Tabular cost data for all power and frequency domains in the system V V V Voltage regulator G G G Power Gate Power Domain Cluster (L2, SCU, ) G G Cluster (L2, SCU, ) G G C Clock Source Core 0 Core 1 Core 2 Core 3 G Clock Gate G G G G C C
8 Energy model data P-States (frequencies) Power Compute capacity Performance score normalised to the highest P-state of the fastest CPU in the system (1024) Busy power Normalised power score (W) Big core C-States (Idle states) Idle power (normalised) Normalised power score (W) Little core Compute capacity (Performance)
9 Estimating the energy impact Waking task Power Max capacity big Capacity? Utilization Placing task on CPU3: No P-state changes. CPU 2, 3 Big core Max capacity little Current capacity CPU 0, 1 Little core Placing task on cpu1: P-state change for CPU0 and CPU1. CPU cluster little big Compute capacity (Performance)
10 Idle state awareness Integration of cpuidle with the scheduler improves task placement on idle CPUs Waking task Scheduler picks CPU in shallowest idlestate (cheapest from a power and performance standpoint) Capacity? Utilization Max capacity Current capacity CPU cluster 0 1
11 Conventional DVFS Sampling based governors are slow to respond and hard to tune Sampling too fast: OPP* changes for small spikes cpu cpufreq governor sampling 0% 30% 100% React! Sampling too slow: Sudden burst of might not get the necessary OPP change in time. cpu 20% 20% 20% Time *OPP: Operating performance point (Voltage, frequency) tuple Average too low, no response. Time
12 Scheduler driven DVFS With scheduler task tracking DVFS can be notified immediately when CPU changes Improved responsiveness. Waking task Capacity? Utilization Cpu Now Next sample Max capacity big Max capacity little Capacity Current capacity Time CPU cluster little big
13 Centralised tunability Current: A set of governor-specific tunables. Goal: Single tunable to bias the energy/ performance trade-off. Prototypes Global boost tunable: /proc/sys/kernel/sched_cfs_boost Task group (cgroup) based tuning: /sys/fs/cgroup/stune/<group>/ schedtune.boost cpu Capacity Performance margin Time
14 EAS related tools/utilities rt-app synthetic workload generator for Linux ARM Workload Automation runs Android/ChromeOS tests Kernelshark trace analysis Improved analysis tools (experimental) TRAPpy: Trace Analysis and Plotting in Python BART: Behaviour Analysis and Regression Toolkit
15 Where do we go from here? (Very) early thoughts on incremental steps for FreeBSD Settle on a suitable platform Good documentation for powerperf machinery Measurement capability DAQs etc Has to be CPU subsystem specific Abstract task load scale Modular load calc runqueue residency time micro-arch hints I/O subsystem driven constraint specification for CPU power management Device tie-in Abstract capacity scale for processing elements PE topology expression Energy model expression SMP big.little Modular architecture Justin Hibbit s clock control Thermal sense driven constraint specification for task scheduling and CPU power management Energy model driven Thermal Advanced Incremental steps Basic Simple DVFS support Simple cpuidle support Modular policy Driven from the scheduler Scheduler aware Task wakeup Centralised tunability At one end: Energy efficient operation at best possible throughput At the other end: Outright performance at the intentional expense of energy Scheduling visualisation Tooling DVFS and Idle visualisation Energy model build flows
16 End
ARM Vision for Thermal Management and Energy Aware Scheduling on Linux
ARM Vision for Management and Energy Aware Scheduling on Linux Charles Garcia-Tobin, Software Power Architect, ARM Thomas Molgaard, Director of Product Management, ARM ARM Tech Symposia China 2015 November
More informationQoS Handling with DVFS (CPUfreq & Devfreq)
QoS Handling with DVFS (CPUfreq & Devfreq) MyungJoo Ham SW Center, 1 Performance Issues of DVFS Performance Sucks w/ DVFS! Battery-life Still Matters More Devices (components) w/ DVFS More Performance
More informationA Study on C-group controlled big.little Architecture
A Study on C-group controlled big.little Architecture Renesas Electronics Corporation New Solutions Platform Business Division Renesas Solutions Corporation Advanced Software Platform Development Department
More informationPOWER-AWARE SOFTWARE ON ARM. Paul Fox
POWER-AWARE SOFTWARE ON ARM Paul Fox OUTLINE MOTIVATION LINUX POWER MANAGEMENT INTERFACES A UNIFIED POWER MANAGEMENT SYSTEM EXPERIMENTAL RESULTS AND FUTURE WORK 2 MOTIVATION MOTIVATION» ARM SoCs designed
More informationLCA14-104: GTS- A solution to support ARM s big.little technology. Mon-3-Mar, 11:15am, Mathieu Poirier
LCA14-104: GTS- A solution to support ARM s big.little technology Mon-3-Mar, 11:15am, Mathieu Poirier Today s Presentation: Things to know about Global Task Scheduling (GTS). MP patchset description and
More informationLOWERING POWER CONSUMPTION OF HEVC DECODING. Chi Ching Chi Techinische Universität Berlin - AES PEGPUM 2014
LOWERING POWER CONSUMPTION OF HEVC DECODING Chi Ching Chi Techinische Universität Berlin - AES PEGPUM 2014 Introduction How to achieve low power HEVC video decoding? Modern processors expose many low power
More informationHow to get realistic C-states latency and residency? Vincent Guittot
How to get realistic C-states latency and residency? Vincent Guittot Agenda Overview Exit latency Enter latency Residency Conclusion Overview Overview PMWG uses hikey960 for testing our dev on b/l system
More informationIntelligent Power Allocation for Consumer & Embedded Thermal Control
Intelligent Power Allocation for Consumer & Embedded Thermal Control Ian Rickards ARM Ltd, Cambridge UK ELC San Diego 5-April-2016 Existing Linux Thermal Framework Trip1 Trip0 Thermal trip mechanism using
More informationEnabling Arm DynamIQ support. Dan Handley (Arm) Ionela Voinescu (Arm) Vincent Guittot (Linaro)
Enabling Arm DynamIQ support Dan Handley (Arm) Ionela Voinescu (Arm) Vincent Guittot (Linaro) Agenda DynamIQ introduction DynamIQ and Arm Trusted Firmware OS Power Management with DynamIQ L3 partial power-down
More informationCopyright 2017 ARM Limited or its affiliates. All rights reserved.
Page 1 of 33 Revision Information The following revisions have been made to this document. Date Version Confidentiality Change 31 March 2017 1.0 Non-confidential Initial version of the document 30 October
More informationLinux Plumber Conference Scheduler micro-conf
Linux Plumber Conference 2012 Scheduler micro-conf Topics How to keep CPU quiescent? Sharing information with other frameworks Tasks placement for asymmetric system RT scheduler
More informationEvaluating and Exploiting Impacts of Dynamic Power Management Schemes on System Reliability
Evaluating and Exploiting Impacts of Dynamic Power Management Schemes on System Reliability Liangzhen Lai, Vikas Chandra* and Puneet Gupta UCLA Electrical Engineering Department ARM Research* Radiation-Induced
More informationMediaTek CorePilot. Heterogeneous Multi-Processing Technology. Delivering extreme compute performance with maximum power efficiency
MediaTek CorePilot Heterogeneous Multi-Processing Technology Delivering extreme compute performance with maximum power efficiency In July 2013, MediaTek delivered the industry s first mobile system on
More informationTweaking Linux for a Green Datacenter
Tweaking Linux for a Green Datacenter Vaidyanathan Srinivasan Jenifer Hopper Agenda Platform features and Linux exploitation Tuning scheduler and cpufreq
More informationHow Linux RT_PREEMPT Works
How Linux RT_PREEMPT Works A common observation about real time systems is that the cost of the increased determinism of real time is decreased throughput and increased average latency. This presentation
More informationMediaTek CorePilot 2.0. Delivering extreme compute performance with maximum power efficiency
MediaTek CorePilot 2.0 Heterogeneous Computing Technology Delivering extreme compute performance with maximum power efficiency In July 2013, MediaTek delivered the industry s first mobile system on a chip
More informationDongjun Shin Samsung Electronics
2014.10.31. Dongjun Shin Samsung Electronics Contents 2 Background Understanding CPU behavior Experiments Improvement idea Revisiting Linux I/O stack Conclusion Background Definition 3 CPU bound A computer
More informationPOWER MANAGEMENT AND ENERGY EFFICIENCY
POWER MANAGEMENT AND ENERGY EFFICIENCY * Adopted Power Management for Embedded Systems, Minsoo Ryu 2017 Operating Systems Design Euiseong Seo (euiseong@skku.edu) Need for Power Management Power consumption
More informationSoC Idling & CPU Cluster PM
SoC Idling & CPU Cluster PM Presented by Ulf Hansson Lina Iyer Kevin Hilman Date BKK16-410 March 10, 2016 Event Linaro Connect BKK16 SoC Idling & CPU Cluster PM Idle management of devices via runtime PM
More informationCHAPTER 7 IMPLEMENTATION OF DYNAMIC VOLTAGE SCALING IN LINUX SCHEDULER
73 CHAPTER 7 IMPLEMENTATION OF DYNAMIC VOLTAGE SCALING IN LINUX SCHEDULER 7.1 INTRODUCTION The proposed DVS algorithm is implemented on DELL INSPIRON 6000 model laptop, which has Intel Pentium Mobile Processor
More informationEECS 750: Advanced Operating Systems. 01/29 /2014 Heechul Yun
EECS 750: Advanced Operating Systems 01/29 /2014 Heechul Yun 1 Administrative Next summary assignment Resource Containers: A New Facility for Resource Management in Server Systems, OSDI 99 due by 11:59
More informationCOL862 - Low Power Computing
COL862 - Low Power Computing Power Measurements using performance counters and studying the low power computing techniques in IoT development board (PSoC 4 BLE Pioneer Kit) and Arduino Mega 2560 Submitted
More informationAccurate and Stable Empirical CPU Power Modelling for Multi- and Many-Core Systems
Accurate and Stable Empirical CPU Power Modelling for Multi- and Many-Core Systems Matthew J. Walker*, Stephan Diestelhorst, Geoff V. Merrett* and Bashir M. Al-Hashimi* *University of Southampton Arm Ltd.
More informationEnergy Efficiency in Operating Systems
Devices Timer interrupts CPU idling CPU frequency scaling Energy-aware scheduling Energy Efficiency in Operating Systems Björn Brömstrup Arbeitsbereich Wissenschaftliches Rechnen Fachbereich Informatik
More informationComputer system energy management. Charles Lefurgy
28 July 2011 Computer system energy management Charles Lefurgy Outline A short history of server power management POWER7 EnergyScale AMESTER power measurement tool Challenges ahead 2 A brief history of
More informationPower Management for Embedded Systems
Power Management for Embedded Systems Minsoo Ryu Hanyang University Why Power Management? Battery-operated devices Smartphones, digital cameras, and laptops use batteries Power savings and battery run
More informationPROCESS SCHEDULING Operating Systems Design Euiseong Seo
PROCESS SCHEDULING 2017 Operating Systems Design Euiseong Seo (euiseong@skku.edu) Histogram of CPU Burst Cycles Alternating Sequence of CPU and IO Processor Scheduling Selects from among the processes
More informationTips and Tricks: Designing low power Native and WebApps. Harita Chilukuri and Abhishek Dhanotia
Tips and Tricks: Designing low power Native and WebApps Harita Chilukuri and Abhishek Dhanotia Acknowledgements William Baughman for his help with the browser analysis Ross Burton & Thomas Wood for information
More informationUnderstand Linux Components
Understand Linux Components Kill Bugs, and Fix Wasteful Code Klaas van Gend 1 Agenda Linux is not a single building block Buy, Build, Borrow Deploy vs. Debug Demo: Use GDB Lab: Kill a bug Power Management
More informationOn-chip Networks Enable the Dark Silicon Advantage. Drew Wingard CTO & Co-founder Sonics, Inc.
On-chip Networks Enable the Dark Silicon Advantage Drew Wingard CTO & Co-founder Sonics, Inc. Agenda Sonics history and corporate summary Power challenges in advanced SoCs General power management techniques
More informationEmbedded Linux Conference San Diego 2016
Embedded Linux Conference San Diego 2016 Linux Power Management Optimization on the Nvidia Jetson Platform Merlin Friesen merlin@gg-research.com About You Target Audience - The presentation is introductory
More informationARM big.little Technology Unleashed An Improved User Experience Delivered
ARM big.little Technology Unleashed An Improved User Experience Delivered Govind Wathan Product Specialist Cortex -A Mobile & Consumer CPU Products 1 Agenda Introduction to big.little Technology Benefits
More informationA task migration algorithm for power management on heterogeneous multicore Manman Peng1, a, Wen Luo1, b
5th International Conference on Advanced Materials and Computer Science (ICAMCS 2016) A task migration algorithm for power management on heterogeneous multicore Manman Peng1, a, Wen Luo1, b 1 School of
More informationTizen Power Management Service with PASS (Power-Aware System Service)
Tizen Power Management Service with PASS (Power-Aware System Service) 1 Chanwoo Choi cw00.choi@samsung.com S/W R&D Center, Samsung Electronics Copyright 2017 Samsung. All Rights Reserved. Contents Power-Management
More informationReduce Your System Power Consumption with Altera FPGAs Altera Corporation Public
Reduce Your System Power Consumption with Altera FPGAs Agenda Benefits of lower power in systems Stratix III power technology Cyclone III power Quartus II power optimization and estimation tools Summary
More informationARM Intelligent Power Allocation
ARM Intelligent Power Allocation 1 Agenda Background and Motivation What is ARM Intelligent Power Allocation? Results Status and Conclusions 2 Power Consumption Scenarios The illustration to the right
More informationCourse Syllabus. Operating Systems
Course Syllabus. Introduction - History; Views; Concepts; Structure 2. Process Management - Processes; State + Resources; Threads; Unix implementation of Processes 3. Scheduling Paradigms; Unix; Modeling
More informationXEEMU: An Improved XScale Power Simulator
Department of Software Engineering (1), University of Szeged Department of Electrical Engineering (2), University of Kaiserslautern XEEMU: An Improved XScale Power Simulator Z. Herczeg(1), Á. Kiss (1),
More informationHelio X20: The First Tri-Gear Mobile SoC with CorePilot 3.0 Technology
Helio X20: The First Tri-Gear Mobile SoC with CorePilot 3.0 Technology Tsung-Yao Lin, g-hsien Lee, Loda Chou, Clavin Peng, Jih-g Hsu, Jia-g Chen, John-CC Chen, Alex Chiou, Artis Chiu, David Lee, Carrie
More informationAdaptive Voltage Scaling (AVS) Alex Vainberg October 13, 2010
Adaptive Voltage Scaling (AVS) Alex Vainberg Email: alex.vainberg@nsc.com October 13, 2010 Agenda AVS Introduction, Technology and Architecture Design Implementation Hardware Performance Monitors Overview
More informationDVFS Space Exploration in Power-Constrained Processing-in-Memory Systems
DVFS Space Exploration in Power-Constrained Processing-in-Memory Systems Marko Scrbak and Krishna M. Kavi Computer Systems Research Laboratory Department of Computer Science & Engineering University of
More informationSystem Design of Kepler Based HPC Solutions. Saeed Iqbal, Shawn Gao and Kevin Tubbs HPC Global Solutions Engineering.
System Design of Kepler Based HPC Solutions Saeed Iqbal, Shawn Gao and Kevin Tubbs HPC Global Solutions Engineering. Introduction The System Level View K20 GPU is a powerful parallel processor! K20 has
More informationCharles Lefurgy IBM Research, Austin
Super-Dense Servers: An Energy-efficient Approach to Large-scale Server Clusters Outline Problem Internet data centers use a lot of energy Opportunity Load-varying applications Servers can be power-managed
More informationUser s Guide. Alexandra Yates Kristen C. Accardi
User s Guide Kristen C. Accardi kristen.c.accardi@intel.com Alexandra Yates alexandra.yates@intel.com PowerTOP is a Linux* tool used to diagnose issues related to power consumption and power management.
More informationAbout the Need to Power Instrument the Linux Kernel
Embedded Linux Conference February 21st, 2017 Portland, OR, USA About the Need to Power Instrument the Linux Kernel Patrick Titiano, System Power Management Expert, BayLibre co-founder. www.baylibre.com
More informationEnergy Management Issue in Ad Hoc Networks
Wireless Ad Hoc and Sensor Networks - Energy Management Outline Energy Management Issue in ad hoc networks WS 2010/2011 Main Reasons for Energy Management in ad hoc networks Classification of Energy Management
More informationThe Challenges of System Design. Raising Performance and Reducing Power Consumption
The Challenges of System Design Raising Performance and Reducing Power Consumption 1 Agenda The key challenges Visibility for software optimisation Efficiency for improved PPA 2 Product Challenge - Software
More informationEnergy Management Issue in Ad Hoc Networks
Wireless Ad Hoc and Sensor Networks (Energy Management) Outline Energy Management Issue in ad hoc networks WS 2009/2010 Main Reasons for Energy Management in ad hoc networks Classification of Energy Management
More informationLast Time. Making correct concurrent programs. Maintaining invariants Avoiding deadlocks
Last Time Making correct concurrent programs Maintaining invariants Avoiding deadlocks Today Power management Hardware capabilities Software management strategies Power and Energy Review Energy is power
More informationTracing and Visualization of Energy Related Metrics
Tracing and Visualization of Energy Related Metrics 8th Workshop on High-Performance, Power-Aware Computing 2012, Shanghai Timo Minartz, Julian Kunkel, Thomas Ludwig timo.minartz@informatik.uni-hamburg.de
More informationCPU-GPU Heterogeneous Computing
CPU-GPU Heterogeneous Computing Advanced Seminar "Computer Engineering Winter-Term 2015/16 Steffen Lammel 1 Content Introduction Motivation Characteristics of CPUs and GPUs Heterogeneous Computing Systems
More informationOUTLINE Introduction Power Components Dynamic Power Optimization Conclusions
OUTLINE Introduction Power Components Dynamic Power Optimization Conclusions 04/15/14 1 Introduction: Low Power Technology Process Hardware Architecture Software Multi VTH Low-power circuits Parallelism
More informationRecap. Run to completion in order of arrival Pros: simple, low overhead, good for batch jobs Cons: short jobs can stuck behind the long ones
Recap First-Come, First-Served (FCFS) Run to completion in order of arrival Pros: simple, low overhead, good for batch jobs Cons: short jobs can stuck behind the long ones Round-Robin (RR) FCFS with preemption.
More informationBenchmarking of Dynamic Power Management Solutions. Frank Dols CELF Embedded Linux Conference Santa Clara, California (USA) April 19, 2007
Benchmarking of Dynamic Power Management Solutions Frank Dols CELF Embedded Linux Conference Santa Clara, California (USA) April 19, 2007 Why Benchmarking?! From Here to There, 2000whatever Vendor NXP
More informationUTILIZING A BIG.LITTLE TM SOLUTION IN AUTOMOTIVE
UTILIZING A BIG.LITTLE TM SOLUTION IN AUTOMOTIVE JUN. 20, 2018 YOSHIYUKI ITO AUTOMOTIVE INFORMATION SOLUTION BUSINESS DIVISION RENESAS ELECTRONICS CORPORATION Today s Topics & Goal Requirement for big.little
More informationA 50% Lower Power ARM Cortex CPU using DDC Technology with Body Bias. David Kidd August 26, 2013
A 50% Lower Power ARM Cortex CPU using DDC Technology with Body Bias David Kidd August 26, 2013 1 HOTCHIPS 2013 Copyright 2013 SuVolta, Inc. All rights reserved. Agenda DDC transistor and PowerShrink platform
More informationLow-Power Technology for Image-Processing LSIs
Low- Technology for Image-Processing LSIs Yoshimi Asada The conventional LSI design assumed power would be supplied uniformly to all parts of an LSI. For a design with multiple supply voltages and a power
More informationLet s first take a look at power consumption and its relationship to voltage and frequency. The equation for power consumption of the MCU as it
1 The C8051F91x/0x product family is designed to dramatically increase battery lifetime which is the number one requirement for most battery powered applications. The C8051F91x has the industry s lowest
More informationPower management for in-vehicle infotainment systems
Automotive Linux Summit 2017 Power management for in-vehicle infotainment systems 2017/05/31 Takahiko Gomi Automotive Information Solution Business Division Renesas Electronics Corporation 1 Who am I?
More informationPerformance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews
Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models Jason Andrews Agenda System Performance Analysis IP Configuration System Creation Methodology: Create,
More informationPotentials and Limitations for Energy Efficiency Auto-Tuning
Center for Information Services and High Performance Computing (ZIH) Potentials and Limitations for Energy Efficiency Auto-Tuning Parco Symposium Application Autotuning for HPC (Architectures) Robert Schöne
More informationAttack Your SoC Power Challenges with Virtual Prototyping
Attack Your SoC Power Challenges with Virtual Prototyping Stefan Thiel Gunnar Braun Accellera Systems Initiative 1 Agenda Part #1: Power-aware Architecture Definition Part #2: Power-aware Software Development
More informationUser s Guide. Alexandra Yates Kristen C. Accardi
User s Guide Kristen C. Accardi kristen.c.accardi@intel.com Alexandra Yates alexandra.yates@intel.com PowerTOP is a Linux* tool used to diagnose issues related to power consumption and power management.
More informationT. Cucinotta Real-Time Systems Lab (ReTiS) Scuola Superiore Sant'Anna Pisa Italy 1. Real-Time Scheduling on Linux and SCHED_DEADLINE
T. Cucinotta Real-Time Systems Lab (ReTiS) Scuola Superiore Sant'Anna Pisa Italy 1 Real-Time Scheduling on Linux and SCHED_DEADLINE Linux CPU Schedulers Scheduling classes and policies Classes listed in
More informationNFS on the Fast track - fine tuning and futures
NFS on the Fast track - fine tuning and futures Bikash Roy Choudhury Solutions Architect, NetApp Agenda Overview of NFS layers Linux Client Why is the NFS performance Slow? Understanding application behavior
More informationPerformance Tuning Guidelines for Low Latency Response on AMD EPYC -Based Servers Application Note
Performance Tuning Guidelines for Low Latency Response on AMD EPYC -Based Servers Publication # 56263 Revision: 3.00 Issue Date: January 2018 Advanced Micro Devices 2018 Advanced Micro Devices, Inc. All
More informationAN-12. Use Quickswitch Bus Switches to Make Large, Fast Dual Port RAMs. Dual Port RAM. Figure 1. Dual Port RAM in Dual Microprocessor System
Q QUALITY SEMICONDUCTOR, INC. AN-12 Use Quickswitch Bus Switches to Make Large, Fast Dual Port s Application Note AN-12 Abstract Dual port s are effective devices for highspeed communication between microprocessors.
More informationLeakage Mitigation Techniques in Smartphone SoCs
Leakage Mitigation Techniques in Smartphone SoCs 1 John Redmond 1 Broadcom International Symposium on Low Power Electronics and Design Smartphone Use Cases Power Device Convergence Diverse Use Cases Camera
More informationReal Time Linux patches: history and usage
Real Time Linux patches: history and usage Presentation first given at: FOSDEM 2006 Embedded Development Room See www.fosdem.org Klaas van Gend Field Application Engineer for Europe Why Linux in Real-Time
More informationModeling Performance Use Cases with Traffic Profiles Over ARM AMBA Interfaces
Modeling Performance Use Cases with Traffic Profiles Over ARM AMBA Interfaces Li Chen, Staff AE Cadence China Agenda Performance Challenges Current Approaches Traffic Profiles Intro Traffic Profiles Implementation
More informationMultiprocessor Systems. Chapter 8, 8.1
Multiprocessor Systems Chapter 8, 8.1 1 Learning Outcomes An understanding of the structure and limits of multiprocessor hardware. An appreciation of approaches to operating system support for multiprocessor
More informationOn Chip Controller(OCC) Overview
On Chip Controller(OCC) Overview Todd Rosedahl, Chief Engineer IBM/POWER Firmware Development #OpenPOWERSummit 1 Agenda Introduction/Motivation System Stack/Ecosystem Video OCC Overview Hardware Block
More informationPower Control in Virtualized Data Centers
Power Control in Virtualized Data Centers Jie Liu Microsoft Research liuj@microsoft.com Joint work with Aman Kansal and Suman Nath (MSR) Interns: Arka Bhattacharya, Harold Lim, Sriram Govindan, Alan Raytman
More informationSeahawk Power-optimized implementation of High Performance Quad-core Cortex-A15 Processor
Seahawk Power-optimized implementation of High Performance Quad-core Cortex-A15 Processor PD Marketing ARM 1 Introduction to Cortex-A15 & Seahawk ARM Cortex-A15 is a high performance engine for superphones,
More informationSaving Energy with Architectural and Frequency Adaptations for Multimedia Applications Chris Hughes
Saving Energy with Architectural and Frequency Adaptations for Multimedia Applications Chris Hughes w/ Jayanth Srinivasan and Sarita Adve Department of Computer Science University of Illinois at Urbana-Champaign
More informationBuilding High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink. Robert Kaye
Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink Robert Kaye 1 Agenda Once upon a time ARM designed systems Compute trends Bringing it all together with CoreLink 400
More informationMulti-Core Microprocessor Chips: Motivation & Challenges
Multi-Core Microprocessor Chips: Motivation & Challenges Dileep Bhandarkar, Ph. D. Architect at Large DEG Architecture & Planning Digital Enterprise Group Intel Corporation October 2005 Copyright 2005
More informationAddressing the Stranded Power Problem in Datacenters using Storage Workload Characterization. January 30 th, 2010 Sriram Sankar and Kushagra Vaid
Addressing the Stranded Power Problem in Datacenters using Storage Workload Characterization January 30 th, 2010 Sriram Sankar and Kushagra Vaid 1 Microsoft Online Services Across the company, all over
More informationTowards More Power Friendly Xen
Towards More Power Friendly Xen June 2008 Yu Ke Tian Kevin Wei Gang Liu Jinsong Agenda Xen power management current
More informationOpenStack internal messaging at the edge: In-depth evaluation. Ken Giusti Javier Rojas Balderrama Matthieu Simonin
OpenStack internal messaging at the edge: In-depth evaluation Ken Giusti Javier Rojas Balderrama Matthieu Simonin Who s here? Ken Giusti Javier Rojas Balderrama Matthieu Simonin Fog Edge and Massively
More informationSustainable Computing: Informatics and Systems
Sustainable Computing: Informatics and Systems 3 (2013) 194 206 Contents lists available at SciVerse ScienceDirect Sustainable Computing: Informatics and Systems jo u r n al hom epa ge: www.elsevier.com/locate/suscom
More informationPowernightmares: The Challenge of Efficiently Using Sleep States on Multi-Core Systems
Powernightmares: The Challenge of Efficiently Using Sleep States on Multi-Core Systems Thomas Ilsche, Marcus Hähnel, Robert Schöne, Mario Bielert, and Daniel Hackenberg Technische Universität Dresden Observation
More informationExploring the Throughput-Fairness Trade-off on Asymmetric Multicore Systems
Exploring the Throughput-Fairness Trade-off on Asymmetric Multicore Systems J.C. Sáez, A. Pousa, F. Castro, D. Chaver y M. Prieto Complutense University of Madrid, Universidad Nacional de la Plata-LIDI
More informationUC Irvine UC Irvine Electronic Theses and Dissertations
UC Irvine UC Irvine Electronic Theses and Dissertations Title Android Application Level CPU DVFS Tuning Permalink https://escholarship.org/uc/item/6c32f1v2 Author Lin, Sonny Publication Date 2014-01-01
More informationEfficient Evaluation and Management of Temperature and Reliability for Multiprocessor Systems
Efficient Evaluation and Management of Temperature and Reliability for Multiprocessor Systems Ayse K. Coskun Electrical and Computer Engineering Department Boston University http://people.bu.edu/acoskun
More informationR-Storm: A Resource-Aware Scheduler for STORM. Mohammad Hosseini Boyang Peng Zhihao Hong Reza Farivar Roy Campbell
R-Storm: A Resource-Aware Scheduler for STORM Mohammad Hosseini Boyang Peng Zhihao Hong Reza Farivar Roy Campbell Introduction STORM is an open source distributed real-time data stream processing system
More information- information for users and developers - Dominik Brodowski some additions and corrections by Nico Golde
1 von 5 11.10.2016 10:03 CPU frequency and voltage scaling code in the Linux(TM) kernel L i n u x C P U F r e q C P U F r e q G o v e r n o r s - information for users and developers - Dominik Brodowski
More informationThread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior. Yoongu Kim Michael Papamichael Onur Mutlu Mor Harchol-Balter
Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior Yoongu Kim Michael Papamichael Onur Mutlu Mor Harchol-Balter Motivation Memory is a shared resource Core Core Core Core
More informationPower-Aware Scheduling of Virtual Machines in DVFS-enabled Clusters
Power-Aware Scheduling of Virtual Machines in DVFS-enabled Clusters Gregor von Laszewski, Lizhe Wang, Andrew J. Younge, Xi He Service Oriented Cyberinfrastructure Lab Rochester Institute of Technology,
More informationFormal for Everyone Challenges in Achievable Multicore Design and Verification. FMCAD 25 Oct 2012 Daryl Stewart
Formal for Everyone Challenges in Achievable Multicore Design and Verification FMCAD 25 Oct 2012 Daryl Stewart 1 ARM is an IP company ARM licenses technology to a network of more than 1000 partner companies
More informationAn FPGA Architecture Supporting Dynamically-Controlled Power Gating
An FPGA Architecture Supporting Dynamically-Controlled Power Gating Altera Corporation March 16 th, 2012 Assem Bsoul and Steve Wilton {absoul, stevew}@ece.ubc.ca System-on-Chip Research Group Department
More informationCopyright 2018, Oracle and/or its affiliates. All rights reserved.
Beyond SQL Tuning: Insider's Guide to Maximizing SQL Performance Monday, Oct 22 10:30 a.m. - 11:15 a.m. Marriott Marquis (Golden Gate Level) - Golden Gate A Ashish Agrawal Group Product Manager Oracle
More informationUnderstanding the new '5xx Integrated Power Management Module (PMM) Stefan Schauer
Understanding the new '5xx Integrated Power Management Module (PMM) Stefan Schauer 6/5/2008 1 Agenda Introduction into the PMM System Technical Data, specified Values Software controlled PMM configuration
More informationRTL2GDS Low Power Convergence for Chip-Package-System Designs. Aveek Sarkar VP, Technology Evangelism, ANSYS Inc.
RTL2GDS Low Power Convergence for Chip-Package-System Designs Aveek Sarkar VP, Technology Evangelism, ANSYS Inc. Electronics Design Complexities Antenna Design and Placement Chip Low Power and Thermal
More informationTowards Energy Proportionality for Large-Scale Latency-Critical Workloads
Towards Energy Proportionality for Large-Scale Latency-Critical Workloads David Lo *, Liqun Cheng *, Rama Govindaraju *, Luiz André Barroso *, Christos Kozyrakis Stanford University * Google Inc. 2012
More informationCrusoe Power Management:
Crusoe Power Management: Cutting x86 Operating Power Through LongRun Marc Fleischmann Director, Low Power Programs Transmeta Corporation Crusoe, LongRun and Code Morphing are trademarks of Transmeta Corp.
More informationReview of the Stable Realtime Release Process
Review of the Stable Realtime Release Process An unscientific, slightly opinionated stab at the current status... With the intent of generating some discussion. Frank Rowand, Sony Network Entertainment
More informationEfficient Programming for Multicore Processor Heterogeneity: OpenMP Versus OmpSs
Efficient Programming for Multicore Processor Heterogeneity: OpenMP Versus OmpSs Anastasiia Butko, Lawrence Berkeley National Laboratory F. Bruguier, A. Gamatié, G Sassatelli, LIRMM/CNRS/UM 2 Heterogeneity:
More informationScheduling the Intel Core i7
Third Year Project Report University of Manchester SCHOOL OF COMPUTER SCIENCE Scheduling the Intel Core i7 Ibrahim Alsuheabani Degree Programme: BSc Software Engineering Supervisor: Prof. Alasdair Rawsthorne
More informationCPU Scheduling. Operating Systems (Fall/Winter 2018) Yajin Zhou ( Zhejiang University
Operating Systems (Fall/Winter 2018) CPU Scheduling Yajin Zhou (http://yajin.org) Zhejiang University Acknowledgement: some pages are based on the slides from Zhi Wang(fsu). Review Motivation to use threads
More information