Command & Data Handling. By: Justin Hadella Brandon Gilles
|
|
- Posy Mills
- 5 years ago
- Views:
Transcription
1 Command & Data Handling By: Justin Hadella Brandon Gilles
2 Outline Design Goals Requirements System Layout Processor Considerations Baseline Design Current Development 2
3 Design Goals 1 Watt Operational 100 mw Standby Radiation Hardened >> 10 krad, Comm, and Control must fit within a 27 x 12 x 4.5 cm box 3
4 Single Board Computers Constraint Cannot use these 4
5 Interface Requirements Subsystem 5
6 Interface Requirements: 6
7 Interface Requirements: Connections 50 Analog 20 Digital 2 SPI 1 RS-422 7
8 Interface Requirements: Telemetry Sampling Interval 1 minute 1 minute 1 minute 1 minute 1 minute 8
9 Interface Requirements: Deployments Deployments Solar Panels Antennas MET Boom Method 4 Brush Motors 2 Brush Motor Control Stop Switch, Shaft Encoder Deployment Switch Stop Switch, Shaft Encoder Implementation A-max 26, 492:1 A-max 26, 492:1 9
10 Interface Requirements: Comm Interface Total 20 Digital Lines 10
11 Interface Demployments and Control 30 Digital Lines 107 Analog 84 Digital 4.2 Megabit/sol 11
12 Hardware Requirements Communication Micro-Transceiver Proximity-1 Space Link Protocol Electra Radio Buffer: 530 KB Code: 365 KB Settings, etc: 90 KB Boot Code: 79 KB 12
13 Hardware Requirements Hardware Requirements Storage: 4.6 MB Memory: 532 KB Boot Code: 79 KB Electra Radio Code: 365 KB Processing: < 1 MIPS Settings, etc: 90 KB Boot Code: 79 KB 13
14 Hardware Requirements Payload Hardware Requirements 200% Contingency Storage: 5.1 MB Storage: 10.2 MB Telemetry RAM: 1.5 MB RAM: 3 MB Deployments PROM: 158 KB PROM: 316 KB Communication Processing: 2.25 MIPS Processing: 5.5 MIPS 14
15 System Block Diagram 15
16 Sensor Connection RAM Storage (FLASH) Distribution Control Circuits Analog MUX sensor CPU Data Encapsulation <id><length><timestamp><mode><all samples><checksum> <id><length><timestamp><mode><average><min><max><variance><checksum> 16
17 Considerations Processors SEU Hardness IO University Development Actel FPGA 1-2 W SEU/day Excellent Moderate Xilinx FPGA 1-2 W Up to 10-6 SEU/day after redundancy Excellent Excellent R3000 > 2 W 10-7 SEU/day Moderate Moderate MIL-1750 < 1 W 10-9 SEU/day Bad Bad 8051 < 1 W 10-5 SEU/ day Bad Good RAD6000 > 5 W 10-5 SEU/day Good Moderate 17
18 Actel FPGA Baseline Actel RTAX-S with Leon3 Embedded CPU Anti-fuse technology provides: Lower power usage than SRAM FPGAs Practically immune firm Single Event Upsets Built-in hardware triple redundancy Non-volatile configuration 18
19 Printed Circuit Board (PCB) 9.9 cm In Digital IO (1) Sonic Anemometer ASIC FPGA T90-V26 Flash SRAM PROM Dust Opacity Circuit Pressure Buffer MIL-DTL-83513/10 Micro-D Connectors Right Angle PCB Connectors (CBR) Analog IO (1) Analog IO (2) 19
20 Baseline Design Actel RTAX2000S FPGA Description Part Implementation Required Contingency Processor Core Storage Memory ROM LEON 3 Maxwell 69F1608 Atmel 61162E Maxwell 79LV MIPS (10 Mhz) 2.25 MIPS 444 % 16 MB 5.1 MB 313 % 4 MB 1.5 MB 266 % 512 KB 158 KB 324 % 20
21 Usage Actel RTAX2000S FPGA Mode Usage (mw) Usage w/ Conversion Losses (mw) Reset Reading One Sensor Storing to Flash Controlling Comm Standby
22 Current Work 22
23 Questions? 23
SpaceWire IP Cores for High Data Rate and Fault Tolerant Networking
SpaceWire IP Cores for High Data Rate and Fault Tolerant Networking E. Petri 1,2, T. Bacchillone 1,2, N. E. L Insalata 1,2, T. Cecchini 1, I. Del Corona 1,S. Saponara 1, L. Fanucci 1 (1) Dept. of Information
More informationSCS750. Super Computer for Space. Overview of Specifications
SUPER COMPUTER FOR SPACE TM Super Computer for Space F FLIGHT MODULE Overview of Specifications One board upset every 100 years in a GEO or LEO Orbit Up to 1000X Better Performance Than Current Space Processor
More informationAbout using FPGAs in radiation environments
About using FPGAs in radiation environments Tullio Grassi (FNAL / Univ. of MD) Motivations We may need some "glue logic" between the Front-End ASICs and the GBT (see talk from Chris Tully HB/HE Strawman
More informationAdvanced Computing, Memory and Networking Solutions for Space
Advanced Computing, Memory and Networking Solutions for Space 25 th Microelectronics Workshop November 2012 µp, Networking Solutions and Memories Microprocessor building on current LEON 3FT offerings UT699E:
More informationSINGLE BOARD COMPUTER FOR SPACE
SINGLE BOARD COMPUTER FOR SPACE Proven in Space Best Single Event Performance Seamless Error Correction Wide Range of Processing Power Highest Design Margin SCS750 FLIGHT MODULE Overview of Specifications
More informationPowerPC- based Processor Modules for Space Applications
PowerPC- based Processor Modules for Space Applications Patria Systems OY Jaakko Toivonen 12.09.2006 PowerPC- based Single Board Computers Two Single Board Computer (SBC) modules targeted for space applications:
More informationATMEL ATF280E Rad Hard SRAM Based FPGA. Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit
ATMEL ATF280E Rad Hard SRAM Based FPGA Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit Overview Atmel FPGA Key Points and Architecture ATF280E Radiation Test Results 2 Overview Atmel FPGA Key
More informationRAD6000 Space Computers
RAD6000 Space Computers RAD6000 space computers RAD6000 single-board computers combine commercial standards with unique radiation-hardened technology and packaging to meet the specific requirements of
More informationM32 Development Board
M32 Development Board User Guide Document Control Information This Document Release Date: 12th March 2006 This Document Version: 1.0 Document History Author Release Date Reference Release Notes JSL 23rd
More informationSpaceWire IP for Actel Radiation Tolerant FPGAs
SpaceWire IP for Actel Radiation Tolerant FPGAs Steve Parkes, Chris McClements Space Technology Centre, University of Dundee Zaf Mahmood Actel UK 1 Actel RTAX-S Devices 2 Radiation tolerant FPGAs Non-volatile
More informationTrends in Prototyping Systems. ni logic Pvt. Ltd., Pune, India
Trends in Prototyping Systems ni logic Pvt. Ltd., Pune, India Focus of design dept. Electronic system & Flow Design problems Educating design Prototype USDP Features Applications Conclusion Agenda Faster
More informationSpace Micro Satellite Computer Goals Space Computer Performance Goals: >1,000 MIPS throughput Less than 1 SEU in 1,000 days Less than 10 watts power R
Low Power, High-Speed Radiation Tolerant Computer & Flight Experiment Space Micro, Inc. dcz@spacemicro.com D. Czajkowski, M. Pagey, P. Samudrala, M. Goksel, and M. Viehman Space Micro, Inc., 9765 Clairemont
More informationMicrocontrollers Applications within Thales Alenia Space products
ADCSS 2010 Microcontrollers for Embedded Space Applications (MESA) Roundtable Template reference : 100181670S-EN Microcontrollers Applications within Thales Alenia Space products Presented by: M.L. Esposti
More informationMultiChipSat: an Innovative Spacecraft Bus Architecture. Alvar Saenz-Otero
MultiChipSat: an Innovative Spacecraft Bus Architecture Alvar Saenz-Otero 29-11-6 Motivation Objectives Architecture Overview Other architectures Hardware architecture Software architecture Challenges
More informationFPGA Based Digital Design Using Verilog HDL
FPGA Based Digital Design Using Course Designed by: IRFAN FAISAL MIR ( Verilog / FPGA Designer ) irfanfaisalmir@yahoo.com * Organized by Electronics Division Integrated Circuits Uses for digital IC technology
More informationS950 3U cpci Radiation Tolerant PowerPC SBC
S950 3U cpci Radiation Tolerant PowerPC SBC Designed for LEO, Mars Terrestrial with an Option for GEO Environments Single-Slot Conduction-Cooled 3U CompactPCI (cpci) Single Board Computer (SBC) High Performance
More informationProcessor and Peripheral IP Cores for Microcontrollers in Embedded Space Applications
Processor and Peripheral IP Cores for Microcontrollers in Embedded Space Applications Presentation at ADCSS 2010 MESA November 4 th, 2010 www.aeroflex.com/gaisler Presentation outline Microcontroller requirements
More informationA ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS
A ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS Joseph R. Marshall, Richard W. Berger, Glenn P. Rakow Conference Contents Standards & Topology ASIC Program History ASIC Features
More informationYour Company Logo Here. Flying High-Performance FPGAs on Satellites: Two Case Studies
Your Company Logo Here Flying High-Performance FPGAs on Satellites: Two Case Studies Introduction Often when considering flying a FPGA or other high-performance device the first thoughts might be how will
More informationThe SpaceWire RTC: Remote Terminal Controller
SpaceWire-SnP Working Group ESTEC, Sept 15 th, 2004 The : Remote Terminal Controller Data Systems Division luca.tunesi@esa.int ESTEC, Sept 15 th, 2004 slide: 1 Background: the OPDPS Low/Med. Speed Bus:CAN
More informationMulti-DSP/Micro-Processor Architecture (MDPA)
Multi-DSP/Micro-Processor Architecture (MDPA) Microelectronics Presentation Days 2010 30 March 2010, ESA/ESTEC, Noordwijk T. Helfers; E. Lembke; P. Rastetter; O. Ried Astrium GmbH Content Motivation MDPA
More informationSpace: The Final Frontier FPGAs for Space and Harsh Environments
Space: The Final Frontier FPGAs for Space and Harsh Environments Introduction FPGAs offer several benefits to the system designer Flexibility of Design performance, upgrades Reduction in NRE and Cost.
More informationVORAGO TECHNOLOGIES. Solutions for Selective Radiation-Hardened Components in CubeSats Ross Bannatyne, VORAGO Technologies
VORAGO TECHNOLOGIES Solutions for Selective Radiation-Hardened Components in CubeSats Ross Bannatyne, VORAGO Technologies rbannatyne@voragotech.com VORAGO Technologies VORAGO Technologies, Austin, Texas.
More informationMT2 Introduction Embedded Systems. MT2.1 Mechatronic systems
MT2 Introduction Embedded Systems MT2.1 Mechatronic systems Mechatronics is the synergistic integration of mechanical engineering, with electronics and intelligent computer control in the design and manufacturing
More informationNext Generation Microprocessor for Power Systems Control September 2006 M. Ruiz, SABCA, Belgium
Next Generation Microprocessor for Power Systems Control September 2006 M. Ruiz, SABCA, Belgium 1 Next Generation Microprocessor for Power Systems Control Presentation Overview Scope Microprocessor architecture
More informationSmallest RISC-V Device for Next-Generation Edge Computing
Smallest RISC-V Device for Next-Generation Edge Computing 1 Seiji Munetoh 1, Chitra K Subramanian 2, Arun Paidimarri 2, Yasuteru Kohda 1 IBM Research Tokyo 1 & T.J. Watson Research Center 2 Processor chip
More informationAdvanced Concepts and Components for adaptive Avionics
Advanced Concepts and Components for adaptive Avionics Ph. Armbruster Head of Data Systems Division ESTEC 03/03/2016 AVIONICS : Cost reduction as a challenge AVIONICS include: Data Handling TM/TC Attitude
More informationPaper SSC03-XI-6. Autonomous Telemetry Collection for Single-Processor Small Satellites
Paper SSC03-XI-6 Autonomous Telemetry Collection for Single-Processor Small Satellites Dave Speer Northrop Grumman Electronic Systems Space Technology & Services 4276 Forbes Blvd. Lanham, MD 20706 On site
More informationMixed Signal ICs for Space
Power Matters. TM Mixed Signal ICs for Space Microsemi Space Forum 2015 Dorian Johnson Product Marketing Manager High Reliability ICs 1 New Products Legacy Custom Mixed Signal ICs for Space SSM Telemetry
More informationUCI Satellite (UCISAT)
UCI Satellite (UCISAT) Mission: Launch UCISAT-1 into LEO to capture Earth images with CMOS payload Int l Collaborator: Aoyama Gakuin University UC Irvine Team Aoyama Gakuin University Team UCI Satellite
More informationThe special radiation-hardened processors for new highly informative experiments in space
Journal of Physics: Conference Series PAPER OPEN ACCESS The special radiation-hardened processors for new highly informative experiments in space To cite this article: O V Serdin et al 2017 J. Phys.: Conf.
More informationHigh temperature / radiation hardened capable ARM Cortex -M0 microcontrollers
High temperature / radiation hardened capable ARM Cortex -M0 microcontrollers R. Bannatyne, D. Gifford, K. Klein, C. Merritt VORAGO Technologies 2028 E. Ben White Blvd., Suite #220, Austin, Texas, 78741,
More informationDigital Integrated Circuits
Digital Integrated Circuits Lecture 9 Jaeyong Chung Robust Systems Laboratory Incheon National University DIGITAL DESIGN FLOW Chung EPC6055 2 FPGA vs. ASIC FPGA (A programmable Logic Device) Faster time-to-market
More informationL2: FPGA HARDWARE : ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA
L2: FPGA HARDWARE 18-545: ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA 18-545: FALL 2014 2 Admin stuff Project Proposals happen on Monday Be prepared to give an in-class presentation Lab 1 is
More informationPROGRAMMABLE MODULE WHICH USES FIRMWARE TO REALISE AN ASTRIUM PATENTED COSMIC RANDOM NUMBER GENERATOR FOR GENERATING SECURE CRYPTOGRAPHIC KEYS
A PROPOSAL FOR A SPACE FLIGHT DEMONSTRATION OF A DYNAMICALLY RECONFIGURABLE PROGRAMMABLE MODULE WHICH USES FIRMWARE TO REALISE AN ASTRIUM PATENTED COSMIC RANDOM NUMBER GENERATOR FOR GENERATING SECURE CRYPTOGRAPHIC
More informationInitial Single-Event Effects Testing and Mitigation in the Xilinx Virtex II-Pro FPGA
Initial Single-Event Effects Testing and Mitigation in the Xilinx Virtex II-Pro FPGA J. George 1, S. Rezgui 2, G. Swift 3, C. Carmichael 2 For the North American Xilinx Test Consortium 1 The Aerospace
More informationLocate, Sense & Track Assets. within your Enterprise or Across the World
Locate, Sense & Track Assets within your Enterprise or Across the World G2 Microsystems Enables Active Asset Tags that Locate and Communicate through Wi-Fi Wi-Fi Access Point Wi-Fi Access Points are Pervasive
More informationCompute Node Design for DAQ and Trigger Subsystem in Giessen. Justus Liebig University in Giessen
Compute Node Design for DAQ and Trigger Subsystem in Giessen Justus Liebig University in Giessen Outline Design goals Current work in Giessen Hardware Software Future work Justus Liebig University in Giessen,
More informationPayload Data Processing Technologies for JUICE
Payload Data Processing Technologies for JUICE JUICE instrument Workshop ESOC, 9 th -11 th November 2011 R. Trautner, TEC-EDP 1 Contents Presentation Overview Expected payload data processing requirements
More informationOverview of Board Revisions
Introduction to the Features of MicroAutoBox Overview of Board Revisions Objective MicroAutoBox was first released in October 1999. The major updates of the DS1401 Base board and the I/O boards are listed
More informationBasic Components of Digital Computer
Digital Integrated Circuits & Microcontrollers Sl. Mihnea UDREA, mihnea@comm.pub.ro Conf. Mihai i STANCIU, ms@elcom.pub.ro 1 Basic Components of Digital Computer CPU (Central Processing Unit) Control and
More informationFlexible Product Demonstrations enabled with the FleX IC Development Kit
Flexible Product Demonstrations enabled with the FleX IC Development Kit Flexible MCU, ADC and RFIC high-performance ICs provide needed capability for sophisticated flexible electronic products. Session
More informationBR03 Raspberry Pi Zero Bridge
BR03 Raspberry Pi Zero Bridge BR03 Datasheet [pdf of Wiki product page] This xchip is designed to interface with the Raspberry Pi Zero module. xchips. [relevant for this BR03]. This xchip is designed to
More informationScalable Sensor Data Processor Development Status DSP Day - September 2014
Scalable Sensor Data Processor Development Status DSP Day - September 2014 83230347-DOC-TAS-EN-003 Presentation of the SSDP ASIC Program & Context SSDP will be the first Space Qualified European multi-core
More informationRAD750 TM SPACEWIRE-ENABLED FLIGHT COMPUTER FOR LUNAR RECONNAISSANCE ORBITER
RAD750 TM SPACEWIRE-ENABLED FLIGHT COMPUTER FOR LUNAR RECONNAISSANCE ORBITER Session: Onboard Equipment and Software Short Paper Richard Berger, Alan Dennis, David Eckhardt, Suzanne Miller, Jeff Robertson,
More informationGR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES
GR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES Session: SpaceWire Components Short Paper Sandi Habinc, Jiri Gaisler Aeroflex Gaisler, Kungsgatan 12, SE-411 19 Göteborg, Sweden sandi@gaisler.com
More informationSPECS : A SERIAL PROTOCOL FOR EXPERIMENT CONTROL SYSTEM IN LHCB.
10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, WE1.5-4O (2005) : A SERIAL PROTOCOL FOR EXPERIMENT CONTROL SYSTEM IN LHCB. D.Breton, 1 D.Charlet,
More informationIntelop. *As new IP blocks become available, please contact the factory for the latest updated info.
A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment
More informationRTG4 PLL SEE Test Results July 10, 2017 Revised March 29, 2018 Revised July 31, 2018
RTG4 PLL SEE Test Results July 10, 2017 Revised March 29, 2018 Revised July 31, 2018 Radiation Group 1 I. Introduction This document disseminates recently acquired single-event-effects (SEE) data on the
More informationToday. Comments about assignment Max 1/T (skew = 0) Max clock skew? Comments about assignment 3 ASICs and Programmable logic Others courses
Today Comments about assignment 3-43 Comments about assignment 3 ASICs and Programmable logic Others courses octor Per should show up in the end of the lecture Mealy machines can not be coded in a single
More informationMicrosemi Secured Connectivity FPGAs
IoT Solutions Microsemi Secured Connectivity FPGAs SmartFusion2 SoC FPGAs Low Power Small Form Factors Scalable Security Secured Connectivity FPGAs Best in Class for IoT Infrastructure The IoT Infrastructure
More informationMicroelectronics Presentation Days March 2010
Microelectronics Presentation Days March 2010 FPGA for Space Bernard Bancelin for David Dangla Atmel ASIC BU Aerospace Product Line Everywhere You Are Atmel Radiation Hardened FPGAs Re-programmable (SRAM
More informationDesign Methodologies. Full-Custom Design
Design Methodologies Design styles Full-custom design Standard-cell design Programmable logic Gate arrays and field-programmable gate arrays (FPGAs) Sea of gates System-on-a-chip (embedded cores) Design
More informationGAUSS OBC ABACUS 2017
[] Table of contents Table of contents... 1 1. Introduction... 3 1.1. ABACUS Features... 3 1.2. Block Diagram... 6 2. Pinouts... 7 3. Inertial Measurement Unit Details... 10 3.1. Orientation of Axes...
More informationInstallation and Operating Instructions for Differential Pressure Sensor Water Tank Level Long Range Telemetry System.
Installation and Operating Instructions for Differential Pressure Sensor Water Tank Level Long Range Telemetry System. This system uses 900MHz spread spectrum transceiver modules The modules use frequency-hopping
More informationARDUINO MEGA INTRODUCTION
ARDUINO MEGA INTRODUCTION The Arduino MEGA 2560 is designed for projects that require more I/O llines, more sketch memory and more RAM. With 54 digital I/O pins, 16 analog inputs so it is suitable for
More informationReconfigurable System-on-Chip Data Processing Units for Space Imaging Instruments
Reconfigurable System-on-Chip Data Processing Units for Space Imaging Instruments B. Fiethe, H. Michalik, C. Dierker, B. Osterloh, G. Zhou IDA TU Braunschweig, Hans-Sommer-Str. 66, D-38106 Braunschweig,
More informationMixed-Signal. From ICs to Systems. Mixed-Signal solutions from Aeroflex Colorado Springs. Standard products. Custom ASICs. Mixed-Signal modules
A passion for performance. Mixed-Signal solutions from Aeroflex Colorado Springs Standard products Custom ASICs Mixed-Signal modules Circuit card assemblies Mixed-Signal From ICs to Systems RadHard ASICs
More informationIntel Galileo gen 2 Board
Intel Galileo gen 2 Board The Arduino Intel Galileo board is a microcontroller board based on the Intel Quark SoC X1000, a 32- bit Intel Pentium -class system on a chip (SoC). It is the first board based
More informationFPGA Programming Technology
FPGA Programming Technology Static RAM: This Xilinx SRAM configuration cell is constructed from two cross-coupled inverters and uses a standard CMOS process. The configuration cell drives the gates of
More informationEECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs)
EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs) September 12, 2002 John Wawrzynek Fall 2002 EECS150 - Lec06-FPGA Page 1 Outline What are FPGAs? Why use FPGAs (a short history
More informationVideo Processing Chain VPC2 SpaceWire Networking Protocol Meeting July 2005
Video Processing Chain VPC2 SpaceWire Networking Protocol Meeting 4 19-20-21 July 2005 Page 1 Summary VPC2 and SPADA_RT Activity VPC2 Architecture Data Exchange VPC2 RMAP Implementation Issue FPGA Implementation
More informationSBAT90USB162 Atmel. SBAT90USB162 Development Board User s Manual
SBAT90USB162 Atmel AT90USB162 Development Board User s manual 1 1. INTRODUCTION Thank you for choosing the SBAT90USB162 Atmel AT90USB162 development board. This board is designed to give a quick and cost-effective
More informationUG0725 User Guide PolarFire FPGA Device Power-Up and Resets
UG0725 User Guide PolarFire FPGA Device Power-Up and Resets Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100
More informationOutline. EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs) FPGA Overview. Why FPGAs?
EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs) September 12, 2002 John Wawrzynek Outline What are FPGAs? Why use FPGAs (a short history lesson). FPGA variations Internal logic
More informationDESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM
DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM Alberto Perez, Technical Manager, Test & Integration John Hildin, Director of Network s John Roach, Vice President
More informationOberon M2M IoT Platform. JAN 2016
Oberon M2M IoT Platform JAN 2016 www.imgtec.com Contents Iot Segments and Definitions Targeted Use Cases for IoT Oberon targeted use cases IoT Differentiators IoT Power Management IoT Security Integrated
More informationDetector Control System board for FAIR. J. A. Lucio Martínez Infrastructure and Computer Systems in Data Processing (IRI) Goethe University Frankfurt
Detector Control System board for FAIR J. A. Lucio Martínez Infrastructure and Computer Systems in Data Processing (IRI) Goethe University Frankfurt For the PANDA Collaboration Meeting in Darmstadt, 08.06.2016
More informationElectronic Design for Power Control Technology and Knowledge transferred from University to Industry
CITCEA-UPC Electronic Design for Power Control www.citcea.upc.edu Technology and Knowledge transferred from University to Industry 1 CITCEA-UPC is a centre for research and technology innovation born in
More informationBepi Colombo MMO Data Handling System SpaceWire-RMAP Interface
SpaceWire Working Group Meeting #11 June 10/11, 2008 ESA/ESTEC Bepi Colombo MMO Data Handling System SpaceWire-RMAP Interface Contributors: S. Davy, LESIA, Observatoire de Paris, France (implementation
More informationESP-01 WiFi Module Version1.0
ESP-01 WiFi Module Version1.0 sherry@aithinker.com Disclaimer and Copyright Notice. Information in this document, including URL references, is subject to change without notice. THIS DOCUMENT IS PROVIDED
More informationRad-Hard Microcontroller For Space Applications
The most important thing we build is trust ADVANCED ELECTRONIC SOLUTIONS AVIATION SERVICES COMMUNICATIONS AND CONNECTIVITY MISSION SYSTEMS Rad-Hard Microcontroller For Space Applications Fredrik Johansson
More informationError Mitigation of Point-to-Point Communication for Fault-Tolerant Computing
Error Mitigation of Point-to-Point Communication for Fault-Tolerant Computing Authors: Robert L Akamine, Robert F. Hodson, Brock J. LaMeres, and Robert E. Ray www.nasa.gov Contents Introduction to the
More informationUSING LOW COST, NON-VOLATILE PLDs IN SYSTEM APPLICATIONS
USING LOW COST, NON-VOLATILE PLDs IN SYSTEM APPLICATIONS November 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Using Low
More informationDevelopment Status for JAXA Critical Parts, 2008
The 21st Microelectronics Workshop Development Status for JAXA Critical Parts, 2008 Oct. 7th 2008 Electronic Components and Devices Group Aerospace Research and Development Directorate, JAXA Hiroyuki SHINDOU
More informationElectronic Safety and Arming Device for the 105 mm STAR ATO Demonstration
Electronic Safety and Arming Device for the 105 mm STAR ATO Demonstration NDIA Fuze Conference May 15, 2012 Robert N. Johnson Electronics Development Corp. Evan Young ARDEC Contact info: Robert N. Johnson
More informationoutline Reliable State Machines MER Mission example
outline Reliable State Machines Dr. Gary R Burke California Institute of Technology Jet Propulsion Laboratory Background JPL MER example JPL FPGA/ASIC Process Procedure Guidelines State machines Traditional
More informationMelon S3 FPGA Development Board Product Datasheet
Melon S3 FPGA Development Board Product Datasheet The Melon S3 FPGA is open-source, expandable development board perfect for the learning digital circuit design and prototyping of your unique ideas. You
More informationDynamically Reconfigurable Processing Module (DRPM), Application on Instruments and Qualification of FPGA Package
INSTITUTE OF COMPUTER AND NETWORK ENGINEERING Dynamically Reconfigurable Processing Module (DRPM), Application on Instruments and Qualification of FPGA Package Björn Fiethe, Frank Bubenhagen, Tobias Lange,
More informationJohn Cornforth (1), Andrew Bacon (1), I Sturland (2), Roland Trautner (TO) (3) (1) Presented by John Cornforth
Smart Microsystems A Feasibility Study to Investigate the Decentralisation of Space Systems with highly efficient Micronodes using advanced ASIC technologies John Cornforth (1), Andrew Bacon (1), I Sturland
More informationSKA Monitoring & Control Realisation Technologies Hardware aspects. R.Balasubramaniam GMRT
SKA Monitoring & Control Realisation Technologies Hardware aspects R.Balasubramaniam GMRT Basic entities of M&C Sensors and Actuators Data acquisition boards Field buses Local M&C nodes Regional M&C nodes
More informationThe industrial technology is rapidly moving towards ARM based solutions. Keeping this in mind, we are providing a Embedded ARM Training Suite.
EMBEDDED ARM TRAINING SUITE ARM SUITE INCLUDES ARM 7 TRAINER KIT COMPILER AND DEBUGGER THROUGH JTAG INTERFACE PROJECT DEVELOPMENT SOLUTION FOR ARM 7 e-linux LAB FOR ARM 9 TRAINING PROGRAM INTRODUCTION
More informationProgrammable Logic Devices UNIT II DIGITAL SYSTEM DESIGN
Programmable Logic Devices UNIT II DIGITAL SYSTEM DESIGN 2 3 4 5 6 7 8 9 2 3 4 5 6 7 8 9 2 Implementation in Sequential Logic 2 PAL Logic Implementation Design Example: BCD to Gray Code Converter A B
More informationReconfigurable, Radiation Tolerant S-Band Transponder for Small Satellite Applications
SSC11-XI-5 Reconfigurable, Radiation Tolerant S-Band Transponder for Small Satellite Applications Christopher D. Sauer, Jennifer L. Alvarez, John R. Dickinson, Michael E. Epperly, Meredith B. Lecocke Southwest
More informationFiber Optic Transmitters & Receivers SPACE PHOTONICS INC PROPRIETARY
Fiber Optic Transmitters & Receivers HMP4 Series 2.5Gbps Tx & Rx HMP MCM Products HMP MCM Transmitters, Receivers & Transceivers HMP4-Tx Available Configurations 1,2,3 & 4 Channel Transmitter 1,2,3 & 4
More informationExample of Technology Development Program
Example of Technology Development Program SSTDM 2014 IISC, Bangalore, India April 1, 2014 Dr. Marco Villa CANEUS Small Satellites Director Tyvak VP Space Vehicle Systems Ground rules Power and Volume are
More informationCubeComputer V4.1. General purpose on-board computer. Datasheet
CubeComputer V4.1 General purpose on-board computer Datasheet Page: 2 Table of Contents 1. System Summary... 4 1.1 Application... 4 1.2 Compatibility... 4 1.3 Heritage... 4 1.4 Features... 4 2. Functional
More informationATF280E A Rad-Hard reprogrammable FPGA
ATF280E A Rad-Hard reprogrammable FPGA ESA/ESTEC 3 rd Microelectronics Presentation Days 2007 Valérie Ho-Shui-Ling Thibaud Gaillard Overview ATMEL rad-hard FPGA family The ATF280E FPGA ATMEL FPGA architecture
More informationA Novel Approach to a High Speed, Large Memory Spacecraft Data Storage Unit
A Novel Approach to a High Speed, Large Memory Spacecraft Data Storage Unit L. Piché, B. Gordon - Routes AstroEngineering L. Laba, K. Magnussen - MDA 1 Presentation Outline Description of Cascade System
More informationElectronic Control systems are also: Members of the Mechatronic Systems. Control System Implementation. Printed Circuit Boards (PCBs) - #1
Control System Implementation Hardware implementation Electronic Control systems are also: Members of the Mechatronic Systems Concurrent design (Top-down approach?) Mechanic compatibility Solve the actual
More informationTCP-Splitter: A Reconfigurable Hardware Based TCP/IP Flow Monitor
CP-Splitter: A Reconfigurable Hardware Based CP/IP Flow Monitor David V. Schuehler dvs1@arl.wustl.edu John W. Lockwood lockwood@arl.wustl.edu Applied Research Laboratory (ARL) Department of Computer Science
More informationFPGA. Agenda 11/05/2016. Scheduling tasks on Reconfigurable FPGA architectures. Definition. Overview. Characteristics of the CLB.
Agenda The topics that will be addressed are: Scheduling tasks on Reconfigurable FPGA architectures Mauro Marinoni ReTiS Lab, TeCIP Institute Scuola superiore Sant Anna - Pisa Overview on basic characteristics
More informationCSP: HIGH PERFORMANCE RELIABLE COMPUTING FOR SMALLSATS
CSP: HIGH PERFORMANCE RELIABLE COMPUTING FOR SMALLSATS Katherine Conway, Bert Vermeire, Jordan Healea, David Strobel Space Micro Inc. CubeSat Developers Workshop 2017 Cal Poly San Luis Obispo April 26-28,
More informationDESIGN AND DEVELOPMENT OF MEMORY MANAGEMENT UNIT FOR MIL- STD-1750 PROCESSOR
International Journal of Electronics and Communication Engineering & Technology (IJECET) Volume 7, Issue 3, May June 2016, pp. 46 52, Article ID: IJECET_07_03_006 Available online at http://www.iaeme.com/ijecet/issues.asp?jtype=ijecet&vtype=7&itype=3
More informationDesigning Radiation-Tolerant Power-Supplies for the RTAX-S/SL/DSP FPGA
Application Note AC387 Designing Radiation-Tolerant Power-Supplies for the RTAX-S/SL/DSP FPGA Table of Contents Introduction................................................ 1 RTAX-S Basic Information on
More informationIBM "Broadway" 512Mb GDDR3 Qimonda
ffl Wii architecture ffl Wii components ffl Cracking Open" the Wii 20 1 CMPE112 Spring 2008 A. Di Blas 112 Spring 2008 CMPE Wii Nintendo ffl Architecture very similar to that of the ffl Fully backwards
More informationSpartan-3E FPGA Design Guide for prototyping and production environment
3ème conférence Internationale des énergies renouvelables CIER-2015 Proceedings of Engineering and Technology - PET Spartan-3E FPGA Design Guide for prototyping and production environment Mohammed BOUDJEMA
More informationRISC-V based core as a soft processor in FPGAs Chowdhary Musunuri Sr. Director, Solutions & Applications Microsemi
Power Matters. TM RISC-V based core as a soft processor in FPGAs Chowdhary Musunuri Sr. Director, Solutions & Applications Microsemi chowdhary.musunuri@microsemi.com RIC217 1 Agenda A brief introduction
More informationControl System Implementation
Control System Implementation Hardware implementation Electronic Control systems are also: Members of the Mechatronic Systems Concurrent design (Top-down approach?) Mechanic compatibility Solve the actual
More informationPlug and Play Satellite Evolution
Plug and Play Satellite Evolution AIAA/USU Conference On Small Satellites August, 2009 SSC09-VI-4 Don Fronterhouse PnP Innovations, Inc SPA Genealogical Tree Adaptive Avionics Experiment Responsive Space
More information