White Rabbit PTP Core
|
|
|
- Katrina Morrison
- 5 years ago
- Views:
Transcription
1 White Rabbit PTP Core White Rabbit training, day 1 Grzegorz Daniluk CERN BE-CO-HT March 14, 2013 G.Daniluk White Rabbit PTP Core March 14, / 19
2 Agenda: 1 Introduction What is the White Rabbit PTP Core Why we have developed it? 2 Input/Output interfaces 3 WRPC Shell G.Daniluk White Rabbit PTP Core March 14, / 19
3 What is the White Rabbit PTP Core (WRPC)? HDL IP-Core developed on Xilinx Spartan 6 but not tied to Xilinx Ethernet MAC implementation interfaces user-defined module sending/receiving Ethernet frames with PHY layer provides precise timing implements White Rabbit protocol it s a black-box and we let it stay that way G.Daniluk White Rabbit PTP Core March 14, / 19
4 Why we need it? WR is pretty complex users need simple solutions...and they don t need to know the White Rabbit meat not everyone is timing or FPGA expert we want lots of people using WR, but we cannot support them all we want WR devices to be fully interoperable G.Daniluk White Rabbit PTP Core March 14, / 19
5 General overview Interfaces: clocks and reset frame interface (WR Fabric) timecode and 1-PPS output PHY interface (GTP/GTX tested and supported) I 2 C, 1-Wire, UART, GPIO Operation modes: Master: propagates WR time GrandMaster: WR Master externally disciplined Slave: synchronizes to another WR Master G.Daniluk White Rabbit PTP Core March 14, / 19
6 Clocks and reset system clock (62.5 MHz) reference clock (125 MHz) DMTD clock ( 62.5 MHz) disciplines two VCXOs optional external clock(10 MHz) input G.Daniluk White Rabbit PTP Core March 14, / 19
7 PHY interface has to be used with PHY component from WR library transmission and reception paths fed with 125 MHz reference clock G.Daniluk White Rabbit PTP Core March 14, / 19
8 Fabric interface two separate pipelined Wishbone busses WRF Source = WB Master WRF Sink = WB Slave data flow WRF Source WRF Sink G.Daniluk White Rabbit PTP Core March 14, / 19
9 Fabric interface Address bus can have one of the following values: decimal value meaning of data word on data bus 0 regular data (packet header and payload) 1 OOB (Out-of-band) data 2 status word Status word contains the information about Ethernet frame s structure and type: G.Daniluk White Rabbit PTP Core March 14, / 19
10 Fabric interface G.Daniluk White Rabbit PTP Core March 14, / 19
11 Fabric cycle G.Daniluk White Rabbit PTP Core March 14, / 19
12 Fabric cycle with error G.Daniluk White Rabbit PTP Core March 14, / 19
13 Timecode interface link up/down indicator WR time full seconds fractional part of second pulse-per-second output G.Daniluk White Rabbit PTP Core March 14, / 19
14 Miscellaneous I 2 C: external EEPROM I 2 C: SFP detection 1-Wire: digital thermometer GPIO: LEDs, microswitches, 1-PPS input UART: WRPC shell G.Daniluk White Rabbit PTP Core March 14, / 19
15 WRPC Shell interaction through UART provides GUI various commands setting operation mode of WR PTP statistics getting/setting time getting/setting MAC address detecting SFP writing init script (...) G.Daniluk White Rabbit PTP Core March 14, / 19
16 WRPC GUI wrc# gui G.Daniluk White Rabbit PTP Core March 14, / 19
17 Some commands examples get MAC address of the WRPC: wrc# mac get set MAC address of the WRPC: wrc# mac set 01:02:03:04:05:06 clear the init script: wrc# init erase add setting MAC to the init script: wrc# init add mac set 01:02:03:04:05:06 show the init script: wrc# init show G.Daniluk White Rabbit PTP Core March 14, / 19
18 Need more information? White Rabbit PTP Core HDL specification describes all generic parameters and i/o ports. White Rabbit PTP Core User s Manual, Building and Running describes all WRPC Shell commands. White Rabbit PTP Core HDL specification version 1.0 ( ) Grzegorz Daniluk CERN BE-CO-HT March 2013 White Rabbit PTP Core User s Manual August 2012 Release 2.0 Building and Running Grzegorz Daniluk (CERN BE-CO-HT) G.Daniluk White Rabbit PTP Core March 14, / 19
19 Thank you G.Daniluk White Rabbit PTP Core March 14, / 19
White-Rabbit NIC Gateware
White-Rabbit NIC Gateware 14 Dec. 2012 Javier Díaz Univ. of Granada, Rafael Rodriguez Seven Solutions Contents Contents 1 Introduction 2 2 Gateware elements 2 2.1 WRPC (White Rabbit PTP Core)............................
White Rabbit Module for NI CompactRIO Daniel Florin and David Wolf Physik Institut / Universität Zürich
White Rabbit Module for NI CompactRIO Daniel Florin and David Wolf Physik Institut / Universität Zürich Eighth White Rabbit Workshop, Geneva (Switzerland), 6-7 October 2014 Overview CompactRIO White Rabbit
White Rabbit PTP Core User s Manual
White Rabbit PTP Core User s Manual December 2015 (wrpc-v3.0) Building and Running Grzegorz Daniluk (CERN BE-CO-HT) i Table of Contents Introduction.......................................................
Hardware Short Test. CompactRIO White Rabbit Module. Document Version
CompactRIO White Rabbit Module Hardware Short Test Document Version 1.01 19.01.2015 Universität Zürich, Physik Institut, Winterthurerstrasse 190, 8057 Zürich, Schweiz Daniel Florin florin@physik.uzh.ch
WHITE RABBIT: SUB-NANOSECOND SYNCHRONIZATION FOR EMBEDDED SYSTEMS
WHITE RABBIT: SUB-NANOSECOND SYNCHRONIZATION FOR EMBEDDED SYSTEMS Grzegorz Daniluk Elproma Elektronika g.daniluk@elproma.com.pl Tomasz Włostowski CERN tomasz.wlostowski@cern.ch Abstract The article describes
The White Rabbit Project
WR Project Status 1/ 1 The White Rabbit Project Technical introduction and status report T. W lostowski BE-CO Hardware and Timing section CERN November 11, 2010 WR Project Status 2/ 1 Introduction Outline
Functional Specification
EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH ORGANISATION EUROPEENE POUR LA RECHERCHE NUCLEAIRE White Rabbit Switch Functional Specification Version: 0.c Date: September 6 of 2010. Author: J. Gabriel Ramírez
Basics of UART Communication
Basics of UART Communication From: Circuit Basics UART stands for Universal Asynchronous Receiver/Transmitter. It s not a communication protocol like SPI and I2C, but a physical circuit in a microcontroller,
Impulse Embedded Processing Video Lab
C language software Impulse Embedded Processing Video Lab Compile and optimize Generate FPGA hardware Generate hardware interfaces HDL files ISE Design Suite FPGA bitmap Workshop Agenda Step-By-Step Creation
THE WHITE RABBIT PROJECT
THE WHITE RABBIT PROJECT J. Serrano, M. Cattin, E. Gousiou, E. van der Bij, T. Włostowski, CERN, Geneva, Switzerland G. Daniluk, AGH University of Science and Technology, Krakow, Poland M. Lipiński, Warsaw
Local Management Tool for White-Rabbit Switches -draft-
Local Management Tool for White-Rabbit Switches -draft- 07 Feb. 2014 - José Luis Gutiérrez & Javier Díaz University of Granada Contents Contents 1 What s the Local Management Tool? 2 2 Current Status 2
ACTL-TIME: Report on recent activities. Arnim Balzer for the ACTL-TIME sub-work package ACTL-TIME Camera Call, SeeVogh July 1, 2016
ACTL-TIME: Report on recent activities Arnim Balzer for the ACTL-TIME sub-work package ACTL-TIME Camera Call, SeeVogh July 1, 2016 Reminder: Mailing Lists Created two temporary mailing lists until official
Tomasz Włostowski Beams Department Controls Group Hardware and Timing Section. Developing hard real-time systems using FPGAs and soft CPU cores
Tomasz Włostowski Beams Department Controls Group Hardware and Timing Section Developing hard real-time systems using FPGAs and soft CPU cores Melbourne, 22 October 2015 Outline 2 Hard Real Time control
USRP 5G Product Update
USRP 5G Product Update Tom Tsou Ettus Research 5th OAI Workshop, Beijing China June 22, 2018 ni.com Agenda USRP product update Application to 5G-NR Feature: Synchronization over Ethernet Product Updates
Reliability in White Rabbit Network
Reliability in White Rabbit Network Maciej Lipiński Hardware and Timing Section / Institute of Electronic Systems CERN / Warsaw University of Technology February 8 & 9, 2013 Wilga Symposium Warsaw Maciej
Raspberry Pi - I/O Interfaces
ECE 1160/2160 Embedded Systems Design Raspberry Pi - I/O Interfaces Wei Gao ECE 1160/2160 Embedded Systems Design 1 I/O Interfaces Parallel I/O and Serial I/O Parallel I/O: multiple input/output simultaneously
Digital Systems Design
Digital Systems Design Custom Components for NIOS II Systems Dr. D. J. Jackson Lecture 15-1 Qsys Components A Qsys component includes the following elements: Information about the component type, such
Jakub Cabal et al. CESNET
CONFIGURABLE FPGA PACKET PARSER FOR TERABIT NETWORKS WITH GUARANTEED WIRE- SPEED THROUGHPUT Jakub Cabal et al. CESNET 2018/02/27 FPGA, Monterey, USA Packet parsing INTRODUCTION It is among basic operations
Avnet, Xilinx ATCA PICMG Design Kit Hardware Manual
user s guide Avnet, Xilinx ATCA PICMG Design Kit Hardware Manual Avnet Design Services 1 of 18 Rev 1.0 12/15/2004 Table of Contents 1 Overview... 5 2 Jumpers... 6 3 Personality Module Mechanicals... 8
PS2 VGA Peripheral Based Arithmetic Application Using Micro Blaze Processor
PS2 VGA Peripheral Based Arithmetic Application Using Micro Blaze Processor K.Rani Rudramma 1, B.Murali Krihna 2 1 Assosiate Professor,Dept of E.C.E, Lakireddy Bali Reddy Engineering College, Mylavaram
Design of Embedded Hardware and Firmware
Design of Embedded Hardware and Firmware Introduction on "System On Programmable Chip" NIOS II Avalon Bus - DMA Andres Upegui Laboratoire de Systèmes Numériques hepia/hes-so Geneva, Switzerland Embedded
LogiCORE IP Serial RapidIO Gen2 v1.2
LogiCORE IP Serial RapidIO Gen2 v1.2 Product Guide Table of Contents Chapter 1: Overview System Overview............................................................ 5 Applications.................................................................
Introduction Technology Equipment Performance Current developments Conclusions. White Rabbit. A quick introduction. Javier Serrano
White Rabbit A quick introduction Javier Serrano CERN BE-CO Hardware and Timing section ICALEPCS pre-conference workshop Barcelona, 7 October 2017 Javier Serrano Introduction to White Rabbit 1/29 Outline
Why a new kit Introduction to OH OH products Gateware architecture New tools Future work & conclusions. CERN s FMC kit
, Evangelia Gousiou, Javier Serrano, Erik van der Bij, Tomasz Włostowski CERN, Geneva, Switzerland ICALEPCS 2013, San Francisco, 9 October 2013 Outline 1 Why a new kit 2 Introduction to Open Hardware 3
Enhancing intra and inter datacenter synchronization using White Rabbit
When every nanosecond counts Enhancing intra and inter datacenter synchronization using White Rabbit Pablo Marín Jiménez www.sevensols.com Summary Visibility network White Rabbit technology. Production
Interconnection Structures. Patrick Happ Raul Queiroz Feitosa
Interconnection Structures Patrick Happ Raul Queiroz Feitosa Objective To present key issues that affect interconnection design. Interconnection Structures 2 Outline Introduction Computer Busses Bus Types
CONV-TTL-BLO Production Test Suite
CONV-TTL-BLO Production Test Suite User Guide CERN April 2017 Theodore Stana, Denia Bouhired Table of Contents Introduction... 3 CONV TTL BLO Board... 5 PTS Software... 7 Testing Procedure... 8 Common
Introduction to Field Programmable Gate Arrays
Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May 9 June 2007 Javier Serrano, CERN AB-CO-HT Outline Historical introduction.
Design and Simulation of a PCI Express based Embedded System
Design and Simulation of a PCI Express based Embedded System Faraj Nassar 1, Jan Haase 1, Christoph Grimm 1, Herbert Nachtnebel 1, Majid Ghameshlu 2 1 Institute of Computer Technology, Vienna University
TOE1G-IP Multisession Reference design manual Rev May-17
TOE1G-IP Multisession Reference design manual Rev1.0 19-May-17 1. Overview It is recommended to read dg_toe1gip_refdesign_xilinx_en.pdf document which is half duplex demo of TOE1G-IP firstly. It will help
Applying the Benefits of Network on a Chip Architecture to FPGA System Design
white paper Intel FPGA Applying the Benefits of on a Chip Architecture to FPGA System Design Authors Kent Orthner Senior Manager, Software and IP Intel Corporation Table of Contents Abstract...1 Introduction...1
UART TO SPI SPECIFICATION
UART TO SPI SPECIFICATION Author: Dinesh Annayya dinesha@opencores.org Table of Contents Preface... 3 Scope... 3 Revision History... 3 Abbreviations... 3 Introduction... 3 Architecture... 4 Baud-rate generator
Architecture and Partitioning - Architecture
Architecture and Partitioning - Architecture Architecture Management, Marketing and Senior Project Engineers work together to define product requirements. The product requirements will set cost, size and
AN ETHERNET BASED AIRBORNE DATA ACQUISITION SYSTEM
AN ETHERNET BASED AIRBORNE DATA ACQUISITION SYSTEM Item Type text; Proceedings Authors Dai, Jiwang; DeSelms, Thomas; Grozalis, Edward Publisher International Foundation for Telemetering Journal International
BlazePPS (Blaze Packet Processing System) CSEE W4840 Project Design
BlazePPS (Blaze Packet Processing System) CSEE W4840 Project Design Valeh Valiollahpour Amiri (vv2252) Christopher Campbell (cc3769) Yuanpei Zhang (yz2727) Sheng Qian ( sq2168) March 26, 2015 I) Hardware
TOE10G-IP with CPU reference design
TOE10G-IP with CPU reference design Rev1.1 6-Feb-19 1 Introduction TCP/IP is the core protocol of the Internet Protocol Suite for networking application. TCP/IP model has four layers, i.e. Application
Jim McGhee, Utility Market Manager, RuggedCom Inc.
First Practical Experience with IEEE 1588 High Precision Time Synchronization in High Voltage Substation with IEC 61850 Process Bus Jim McGhee, Utility Market Manager, RuggedCom Inc. (JimMcGhee@RuggedCom.com)
SMT-FMC211. Quad DAC FMC. Sundance Multiprocessor Technology Limited
Sundance Multiprocessor Technology Limited Form : QCF51 Template Date : 10 November 2010 Unit / Module Description: Quad DAC FMC Unit / Module Number: Document Issue Number: 1.1 Original Issue Date: 11
Requirement ZYNQ SOC Development Board: Z-Turn by MYiR ZYNQ-7020 (XC7Z020-1CLG400C) Vivado and Xilinx SDK TF Card Reader (Micro SD) Windows 7
Project Description The ARM CPU is configured to perform read and write operations on the Block Memory. The Block Memory is created in the PL side of the ZYNQ device. The ARM CPU is configured as Master
Towards a new Timing System for Particle Accelerators
Towards a new Timing System for Particle Accelerators Overview of the work of the project interest group Patrick Loschmidt Austrian Academy of Sciences Intention Introduce you to the GMT renovation project
Closed-loop Delfino Control Systems: Multiple Industrial Protocol Support using the AMIC110 Sitara Processor
Closed-loop Delfino Control Systems: Multiple Industrial Protocol Support using the AMIC110 Sitara Processor Part 2: Implementation of multiprotocol industrial communications solutions Training series
Robustness in White Rabbit
CERN & GSI 14/04/2011 What is a robust White Rabbit Network Naming Conventions Requirements Oh, My God!!! What is a robust White Rabbit Network Naming Conventions Requirements Definition A White Rabbit
Programmable Logic Design Grzegorz Budzyń Lecture. 15: Advanced hardware in FPGA structures
Programmable Logic Design Grzegorz Budzyń Lecture 15: Advanced hardware in FPGA structures Plan Introduction PowerPC block RocketIO Introduction Introduction The larger the logical chip, the more additional
CHECKPOINT 3 Wireless Transceiver
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE CHECKPOINT 3 Wireless Transceiver 1.0 MOTIVATION The wireless, radio-frequency (RF)
AN LPC1700 Ethernet MII Management (MDIO) via software. Document information. LPC1700, Ethernet, MII, RMII, MIIM, MDIO
Rev. 01 6 August 2009 Application note Document information Info Keywords Abstract Content LPC1700, Ethernet, MII, RMII, MIIM, MDIO This code example demonstrates how to emulate an Ethernet MII Management
Table 1: Example Implementation Statistics for Xilinx FPGAs
logijpge Motion JPEG Encoder January 10 th, 2018 Data Sheet Version: v1.0 Xylon d.o.o. Fallerovo setaliste 22 10000 Zagreb, Croatia Phone: +385 1 368 00 26 Fax: +385 1 365 51 67 E-mail: support@logicbricks.com
10-Gbps Ethernet Hardware Demonstration Reference Design
10-Gbps Ethernet Hardware Demonstration Reference Design July 2009 AN-588-1.0 Introduction This reference design demonstrates wire-speed operation of the Altera 10-Gbps Ethernet (10GbE) reference design
Guide to Wireless Communications, 3 rd Edition. Objectives
Guide to Wireless Communications, 3 rd Edition Chapter 5 Wireless Personal Area Networks Objectives Describe a wireless personal area network (WPAN) List the different WPAN standards and their applications
Infineon C167CR microcontroller, 256 kb external. RAM and 256 kb external (Flash) EEPROM. - Small single-board computer (SBC) with an
Microcontroller Basics MP2-1 week lecture topics 2 Microcontroller basics - Clock generation, PLL - Address space, addressing modes - Central Processing Unit (CPU) - General Purpose Input/Output (GPIO)
Qsys and IP Core Integration
Qsys and IP Core Integration Stephen A. Edwards (after David Lariviere) Columbia University Spring 2016 IP Cores Altera s IP Core Integration Tools Connecting IP Cores IP Cores Cyclone V SoC: A Mix of
AN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design
AN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Subscribe Latest document on the web: PDF HTML Contents Contents 1. Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference
PCI Express Basic Demo Verilog Source Code User s Guide
Verilog Source Code User s Guide December 2010 UG15_01.3 Introduction This user s guide provides details of the Verilog code used for the Lattice. A block diagram of the entire design is provided followed
PCI GS or PCIe8 LX Time Distribution Board
PCI GS or PCIe8 LX Time Distribution Board for use with PCI GS or PCIe8 LX Main Board August 28, 2008 008-02783-01 The information in this document is subject to change without notice and does not represent
AN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design
AN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel FPGA Triple-Speed Ethernet and On-Board
Design Development and Implementation of SPI
MIT International Journal of Electronics and Communication Engineering, Vol. 4, No. 2, August 2014, pp. 65 69 65 Design Development and Implementation of SPI A. Sirisha Kurnool (DT), A.P, INDIA M. Sravanthi
S i T C P Manual. Version th Nov Tomohisa Uchida. Electronics system group, IPNS, KEK 1 / 31
S i T C P Manual Version 1.4 12 th Nov. 2012 Tomohisa Uchida Electronics system group, IPNS, KEK 1 / 31 1. History Date of Modifications Contents 2011/01/18 Enacted Version 1.0 2011/01/19 Version 1.1 Correction
EMBEDDED SYSTEMS WITH ROBOTICS AND SENSORS USING ERLANG
EMBEDDED SYSTEMS WITH ROBOTICS AND SENSORS USING ERLANG Adam Lindberg github.com/eproxus HARDWARE COMPONENTS SOFTWARE FUTURE Boot, Serial console, Erlang shell DEMO THE GRISP BOARD SPECS Hardware & specifications
S2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
Pretty Good Protocol - Design Specification
Document # Date effective October 23, 2006 Author(s) Ryan Herbst Supersedes Draft Revision 0.02 January 12, 2007 Document Title Pretty Good Protocol - Design Specification CHANGE HISTORY LOG Revision Effective
Designing Embedded Processors in FPGAs
Designing Embedded Processors in FPGAs 2002 Agenda Industrial Control Systems Concept Implementation Summary & Conclusions Industrial Control Systems Typically Low Volume Many Variations Required High
Hardware Design Guidelines for POWERLINK SLAVE on FPGA
Hardware Design Guidelines for POWERLINK SLAVE on FPGA Date: Project Number: AT-xx-xxxxxx We reserve the right to change the content of this manual without prior notice. The information contained herein
Overview. Rev. 1.5c. November 17, 2003
Overview Rev. 1.5c November 17, 2003 Copyright 2003 Digigram. All rights reserved. No portion of this document may be reproduced without prior written consent from Digigram. The copyright protection claimed
FPGA Implementation of A Pipelined MIPS Soft Core Processor
FPGA Implementation of A Pipelined MIPS Soft Core Processor Lakshmi S.S 1, Chandrasekhar N.S 2 P.G. Student, Department of Electronics and Communication Engineering, DBIT, Bangalore, India 1 Assistant
UDP10G-IP reference design manual
UDP10G-IP reference design manual Rev1.2 22-Mar-18 1 Introduction Comparing to TCP, UDP provides a procedure to send messages with a minimum of protocol mechanism, but the data cannot guarantee to arrive
KNJN I2C bus development boards
KNJN I2C bus development boards 2005, 2006, 2007, 2008 KNJN LLC http://www.knjn.com/ Document last revision on December 5, 2008 R22 KNJN I2C bus development boards Page 1 Table of Contents 1 The I2C bus...4
CME AHB2APB Bridge Design Example
CME AHB2APB Bridge Design Example User Guide 11/2013 Capital Microelectronics, Inc. China Contents Contents... 2 1 Introduction... 3 2 System Level Structure... 4 3 Example Result... 9 4 Pin and Design
WP 14 and Timing Sync
WP 14 and Timing Sync Eiscat Technical meeting 20131105 Leif Johansson National Instruments Eiscat Syncronisation Signal vs. Time-Based Synchronization Signal-Based Share Physical Clocks / Triggers Time-Based
SD Card Controller IP Specification
SD Card Controller IP Specification Marek Czerski Friday 30 th August, 2013 1 List of Figures 1 SoC with SD Card IP core................................ 4 2 Wishbone SD Card Controller IP Core interface....................
MDIO Master and Slave Controllers
November 2013 Introduction Reference Design RD1194 Management Data Input/Output Interfaces, or, are specified in the IEEE 802.3 standard and intended to provide a serial interface to transfer management
SP605 Built-In Self Test Flash Application
SP605 Built-In Self Test Flash Application March 2011 Copyright 2011 Xilinx XTP062 Revision History Date Version Description 03/01/11 13.1 Up-rev 12.4 BIST Design to 13.1. 12/21/10 12.4 Up-rev 12.3 BIST
G Telecom Profile
Why G.8275.1? More About G.8275.1 First Published: March 29, 2016 Precision Time Protocol (PTP) is a protocol for distributing precise time and frequency over packet networks. PTP is defined in the IEEE
Designing with ALTERA SoC Hardware
Designing with ALTERA SoC Hardware Course Description This course provides all theoretical and practical know-how to design ALTERA SoC devices under Quartus II software. The course combines 60% theory
System Verification of Hardware Optimization Based on Edge Detection
Circuits and Systems, 2013, 4, 293-298 http://dx.doi.org/10.4236/cs.2013.43040 Published Online July 2013 (http://www.scirp.org/journal/cs) System Verification of Hardware Optimization Based on Edge Detection
< W3150A+ / W5100 Application Note for SPI >
< W3150A+ / W5100 Application Note for SPI > Introduction This application note describes how to set up the SPI in W3150A+ or W5100. Both the W3150A+ and W5100 have same architecture. W5100 is operated
THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE
THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE Assertion Based Verification of I2C Master Bus Controller with RTC Sagar T. D. M.Tech Student, VLSI Design and Embedded Systems BGS Institute of Technology,
Bus System. Bus Lines. Bus Systems. Chapter 8. Common connection between the CPU, the memory, and the peripheral devices.
Bus System Chapter 8 CSc 314 T W Bennet Mississippi College 1 CSc 314 T W Bennet Mississippi College 3 Bus Systems Common connection between the CPU, the memory, and the peripheral devices. One device
UDP1G-IP Introduction (Xilinx( Agenda
UDP1G-IP Introduction (Xilinx( Xilinx) Ver1.01E Super UDP Speed by hard-wired IP-Core Design Gateway Page 1 Agenda Merit and demerit of UDP protocol UDP1G-IP core overview UDP1G-IP core description Initialization
How to validate your FPGA design using realworld
How to validate your FPGA design using realworld stimuli Daniel Clapham National Instruments ni.com Agenda Typical FPGA Design NIs approach to FPGA Brief intro into platform based approach RIO architecture
White Rabbit for Time Transfer
White Rabbit for Time Transfer Erik van der Bij Hardware and Timing Section CERN 5 June 2014 Technology and Instrumentation in Particle Physics TIPP 2014 Amsterdam Erik van der Bij White Rabbit for Time
Designing with ALTERA SoC
Designing with ALTERA SoC תיאורהקורס קורסזהמספקאתכלהידע התיאורטיוהמעשילתכנוןרכיביSoC שלחברתALTERA תחתסביבת הפיתוחII.Quartus הקורסמשלב 60% תיאוריהו- 40% עבודה מעשית עללוחותפיתוח.SoC הקורסמתחילבסקירתמשפחותרכבי
Prototyping of On-chip I2C Module for FPGA Spartan 3A series using Verilog
Prototyping of On-chip I2C Module for FPGA Spartan 3A series using Verilog Ramandeep Singh School of Engineering and Technology, ITM University, Gurgaon, India Neeraj Sharma School of Engineering and Technology,
Open Hardware Collaboration: A Way to Improve Efficiency for a Team
Open Hardware Collaboration: A Way to Improve Efficiency for a Team Yves-Marie ABIVEN On behalf of SOLEIL Electronic Control and Data Acquisition team 1 Open Hardware Collaboration: A Way to Improve Efficiency
The Revolution Evolution of the IEEE 1588 Standard
Accurate time. Worldwide. The Revolution Evolution of the IEEE 1588 Standard Doug Arnold Meinberg USA Agenda Backward compatibility New Optional features Modular transparent clock Profile Isolation Interdomain
IEEE-1588 Frequency and Time & Phase Profiles at ITU
IEEE-1588 Frequency and Time & Phase Profiles at ITU Silvana Rodrigues, IDT (silvana.rodrigues@idt.com) Presentation to ITSF 2011, Edinburgh, November 2011 2009 Integrated Device Technology, Inc. Agenda
Providers of a Comprehensive Portfolio of Solutions for Reliable Ethernet and Synchronization in the Energy Market. Industrial
Industrial Providers of a Comprehensive Portfolio of Solutions for Reliable Ethernet and Synchronization in the Energy Market System-on-Chip engineering The Need for Redundant Data Communications In Automated
RL78 Serial interfaces
RL78 Serial interfaces Renesas Electronics 00000-A Introduction Purpose This course provides an introduction to the RL78 serial interface architecture. In detail the different serial interfaces and their
FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC)
FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC) D.Udhayasheela, pg student [Communication system],dept.ofece,,as-salam engineering and technology, N.MageshwariAssistant Professor
COMMUNICATION NETWORKS. FOX615/612 TEGO1 IEC GOOSE Proxy Gateway interface module.
COMMUNICATION NETWORKS FOX615/612 TEGO1 IEC 61850 GOOSE Proxy Gateway interface module. 2 FOX615/612 TEGO1 IEC 61850 GOOSE GATEWAY INTERFACE MODULE INTRODUCTION 3 FOX615/612 multiplexing platform. Enabling
Health monitoring of an power amplifier using an ethernet controller
Health monitoring of an power amplifier using an ethernet controller 1 Sharadha N, 2 J Pushpanjali 1 Student, 2 Assistant Professor Bangalore institute of technology Bangalore, India Abstract the computer
BMW Group Technology Office Palo Alto Automotive Use Cases AVB in a vehicular environment.
1722.1 Automotive Use Cases. 802.1 AVB in a vehicular environment. Current Car Bus Technologies. 1. Current Car Bus/Link Technologies 2. Future Ethernet Use Cases 3. Key Requirements and Assumptions 4.
Copyright 2014 Xilinx
IP Integrator and Embedded System Design Flow Zynq Vivado 2014.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able
DRAFT. Dual Time Scale in Factory & Energy Automation. White Paper about Industrial Time Synchronization. (IEEE 802.
SIEMENS AG 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 DRAFT Dual Time Scale in Factory & Energy Automation White Paper about Industrial
Getting started with Digilent NetFPGA SUME, a Xilinx Virtex 7 FPGA board for high performance computing and networking systems
Getting started with Digilent NetFPGA SUME, a Xilinx Virtex 7 FPGA board for high performance computing and networking systems Introduction The NetFPGA project is a group to develop open source hardware
G Telecom Profile
This document provides information on the support for G.8275.2 telecom profile and how to configure Cisco cbr series routers to avail the support. Finding Feature Information Your software release may
2. System Interconnect Fabric for Memory-Mapped Interfaces
2. System Interconnect Fabric for Memory-Mapped Interfaces QII54003-8.1.0 Introduction The system interconnect fabric for memory-mapped interfaces is a high-bandwidth interconnect structure for connecting
Design of a Gigabit Distributed Data Multiplexer and Recorder System
Design of a Gigabit Distributed Data Multiplexer and Recorder System Abstract Albert Berdugo VP of Advanced Product Development Teletronics Technology Corporation Bristol, PA Historically, instrumentation
1. Introduction NM7010A Features. WIZnet Inc.
NM7010A 1. Introduction NM7010A is the network module that includes W3100A (TCP/IP hardwired chip), Ethernet PHY (RTL8201BL), MAG-JACK (RJ45 with X FMR) with other glue logics. It can be used as a component
Development of a CAN Slave Module with SystemC. Igor Sachs Shang Qihua
Development of a CAN Slave Module with SystemC Igor Sachs Shang Qihua Agenda 0. Motivation 1. Introduction to the CAN-Bus 1.1 The CAN Message Format (Frame) 1.2 Bus Arbitration 1.3 Bit Stuffing 2. Development
Spartan -3A / Spartan -3AN Out of the box, now what? Eric Crabill Xilinx, Incorporated 04/01/2007
Spartan -3A / Spartan -3AN Out of the box, now what? Eric Crabill Xilinx, Incorporated 04/01/2007 Agenda Introduction to the Starter Kit Features, Capabilities, and Uses Pre-Loaded Demo Kit Contents Summary
Byte-to-Pixel Converter IP User Guide
FPGA-IPUG-02027 Version 1.0 July 2017 Contents 1. Introduction... 4 1.1. Quick Facts... 4 1.2. Features... 5 1.3. Conventions... 5 1.3.1. Nomenclature... 5 1.3.2. Data Ordering and Data Types... 5 1.3.3.