ACTL-TIME: Report on recent activities. Arnim Balzer for the ACTL-TIME sub-work package ACTL-TIME Camera Call, SeeVogh July 1, 2016
|
|
- Timothy Black
- 5 years ago
- Views:
Transcription
1 ACTL-TIME: Report on recent activities Arnim Balzer for the ACTL-TIME sub-work package ACTL-TIME Camera Call, SeeVogh July 1, 2016
2 Reminder: Mailing Lists Created two temporary mailing lists until official CTA mailing lists are available Please let me know if your address has changed until the official mailing lists are created No automatic synchronisation with CTA user database Arnim Balzer - ACTL-TIME Activities - 2
3 UCTS developments in APC See Kashiwa for previous news ACTL-TIME Camera Group Activities (pres. A. Balzer, slides 2-10 for APC activities) UCTS based on SPEC card (reminder) Sending time stamps in packets of 20 (bunches) at 200 khz with zero event loss (rate at Mbps) No loss, even with ~factor 10 above CTA maximum rates This even with the triggers being at 100kHz with an echo of each trigger 200 ns later (so the 200kHz total) No loss, even with a short spacing between (though the SPI event-type will not have time to pass) Even while the White Rabbit Switch also has two other SPECs connected, with events at 30kHz using previous code, so loading the switch by 14.88Mbps each No loss, even with the switch occupied at 6% of its 1 Gbps (i.e., more than with 13 LSTs running at 30kHz attached) IP automatic address search (by bootp) Arnim Balzer - ACTL-TIME Activities - 3
4 UCTS developments in APC New: Bunch Sending of packets of 20 time-stamps as above 16 bytes per event Bunch tailer, including Bunch#,+ MSBs of PPS, Event# 12bytes per bunch tailer 8, 20, 14 bytes for UDP, IP, Ethernet headers -> 32bytes overhead average of 18.7 bytes per event, including overhead, on the lower-throughput 1 Gbsp WR fibre Time-out of 1 ms since 1st event in bunch, to send bunch if not filled Sending by UDP to CDTS-Server (/Library) which receives and translates to the CDTS message format (including re-integrating MSBs) In progress Proto CDTS-Server for use in NectarCam testbench (Saclay), developed in CPPM while awaiting GRAPPA final version Will be tested at APC, adapted for above format, then sent to Saclay (August) Arnim Balzer - ACTL-TIME Activities - 4
5 News from TiCkS TiCkS card «Timing and Clock Stamping» Redesign of SPEC board to fit in CTA Form Factor (60x164x27 mm) Keeping FMC for now, with RJ45 connectors on FMC-DIO as before Allows flexibility for other uses than CTA Easy redesign to remove FMC and place RJ45s on main board Delays due to SPARTAN-6 lead-time, company holidays, admin problems for sending / receiving, etc. etc but just 1.5 months later than planned for debugged version. Proto TiCkS received in June, now debugged and working! Cost ~1k for first edition series cost will be much less Arnim Balzer - ACTL-TIME Activities - 5
6 News from TiCkS Next, 2 new versions with bugs (connectors, Flash) corrected: 1 version with FMC connector put WR Open Hardware and Open Firmware 1 version with integrated CTA connectors (2xRJ45) still Open Hardware and Open Firmware Integration of more precise Firmware TDC from DTPI-Orsay being tested (R. Sellem / D. Hurteau developed «under contract») though ~300 not required for CTA (would be firmware for CTA use only) We can provide our APC/IRFU SPEC card FPGA software for any tests needed by other cameras Offer to test with SPEC or with TiCkS card is open to other cameras (some delays replying due to work described above) Arnim Balzer - ACTL-TIME Activities - 6
7 FlashCam UCTS Tests Tests with GRAPPA UCTS board and FlashCam beginning of June or: Benchmarking the GRAPPA UCTS using FlashCam ;-) Successfully tested hardware interface FlashCam can use UCTS PPS and clock signal 38 ps RMS of clock on FlashCam frontends Setup => free-running WR Switch -> UCTS -> RJ45 LEMO Converter -> FlashCam Master Board FlashCam can be externally triggered via UCTS UCTS can timestamp FlashCam readout trigger signals TDC of UCTS unfortunately still had some problems Introduced large jitter of several ns Jitter problem is no fixed, but still bug during readout of timestamps Arnim Balzer - ACTL-TIME Activities - 7
8 FlashCam UCTS Tests UCTS TDC readout was broken, e.g. very large jitter UCTS input trigger signal was too short (< 4ns), had to be stretched so cut off at small deltats expected Arnim Balzer - ACTL-TIME Activities - 8
9 GRAPPA UCTS TDC Tests 125 ps granularity of TDC implementation 125 MHz TDC clock plus 64 TDC bins Checked jitter between two UCTS: Connected via two 5km fibres two WR Switch in GrandMaster mode Uncalibrated setup, e.g. no White Rabbit Calibration applied Free-running 500 Hz pulse generator as input signal Arnim Balzer - ACTL-TIME Activities - 9
10 CDTS Network Bridge Draft Received no comments so far Deadline was this call Okay for everyone? Failure/Overload of one intermediate switch can t propagate to other intermediate switches Arnim Balzer - ACTL-TIME Activities - 10
11 CDTS Trigger Message Content Draft Received comments from NectarCam Deadline was this call Okay for everyone else? Won t collect various trigger types Not our problem Arnim Balzer - ACTL-TIME Activities - 11
12 UCTS Counter Reset Issue: No LVDS signal directly foreseen for reset Two options: Pure software version PPS counters might be off by 1 Use external trigger signal in last step Guaranteed that all counters are in sync See circulated document for details Please give feedback until the next call Arnim Balzer - ACTL-TIME Activities - 12
PoS(ICRC2017)808. A Trigger Interface Board to manage trigger and timing signals in CTA Large-Sized Telescope and Medium-Sized Telescope cameras
A Trigger Interface Board to manage trigger and timing signals in CTA Large-Sized Telescope and Medium-Sized Telescope cameras Pablo Peñil 1, Luis Ángel Tejedor 1, Juan Abel Barrio 1, 1, for the CTA consortium
More informationBES-III off-detector readout electronics for the GEM detector: an update
BES-III off-detector readout electronics for the GEM detector: an update The CGEM off-detector collaboration ( INFN/Univ. FE, INFN LNF, Univ. Uppsala ) 1 Outline Reminder Update on development status Off-detector
More informationWhite Rabbit Module for NI CompactRIO Daniel Florin and David Wolf Physik Institut / Universität Zürich
White Rabbit Module for NI CompactRIO Daniel Florin and David Wolf Physik Institut / Universität Zürich Eighth White Rabbit Workshop, Geneva (Switzerland), 6-7 October 2014 Overview CompactRIO White Rabbit
More informationThe White Rabbit Project
WR Project Status 1/ 1 The White Rabbit Project Technical introduction and status report T. W lostowski BE-CO Hardware and Timing section CERN November 11, 2010 WR Project Status 2/ 1 Introduction Outline
More informationWhite-Rabbit NIC Gateware
White-Rabbit NIC Gateware 14 Dec. 2012 Javier Díaz Univ. of Granada, Rafael Rodriguez Seven Solutions Contents Contents 1 Introduction 2 2 Gateware elements 2 2.1 WRPC (White Rabbit PTP Core)............................
More informationIntroduction Technology Equipment Performance Current developments Conclusions. White Rabbit. A quick introduction. Javier Serrano
White Rabbit A quick introduction Javier Serrano CERN BE-CO Hardware and Timing section ICALEPCS pre-conference workshop Barcelona, 7 October 2017 Javier Serrano Introduction to White Rabbit 1/29 Outline
More informationFunctional Specification
EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH ORGANISATION EUROPEENE POUR LA RECHERCHE NUCLEAIRE White Rabbit Switch Functional Specification Version: 0.c Date: September 6 of 2010. Author: J. Gabriel Ramírez
More informationWhite Rabbit PTP Core
White Rabbit PTP Core White Rabbit training, day 1 Grzegorz Daniluk CERN BE-CO-HT March 14, 2013 G.Daniluk White Rabbit PTP Core March 14, 2013 1 / 19 Agenda: 1 Introduction What is the White Rabbit PTP
More informationToken Bit Manager for the CMS Pixel Readout
Token Bit Manager for the CMS Pixel Readout Edward Bartz Rutgers University Pixel 2002 International Workshop September 9, 2002 slide 1 TBM Overview Orchestrate the Readout of Several Pixel Chips on a
More informationNEMbox / NIMbox Programmable NIM Module
NEMbox / NIMbox Programmable NIM Module Request Quote NEMbox / NIMbox Programmable NIM Module NEMbox (Nuclear Electronics Miniature Box) is a programmable Logic / DAQ module, powered either in a NIM crate
More informationOpen Hardware Collaboration: A Way to Improve Efficiency for a Team
Open Hardware Collaboration: A Way to Improve Efficiency for a Team Yves-Marie ABIVEN On behalf of SOLEIL Electronic Control and Data Acquisition team 1 Open Hardware Collaboration: A Way to Improve Efficiency
More informationWhite Rabbit for Time Transfer
White Rabbit for Time Transfer Erik van der Bij Hardware and Timing Section CERN 5 June 2014 Technology and Instrumentation in Particle Physics TIPP 2014 Amsterdam Erik van der Bij White Rabbit for Time
More informationEnd-to-end data acquisition pipeline for the Cherenkov Telescope Array
End-to-end data acquisition pipeline for the Cherenkov Telescope Array, R. Walter for the CTA Consortium ISDC, University of Geneva, Switzerland E-mail: etienne.lyard@unige.ch roland.walter@unige.ch The
More informationAIDA Advanced European Infrastructures for Detectors at Accelerators. Presentation
AIDA-SLIDE-2015-023 AIDA Advanced European Infrastructures for Detectors at Accelerators Presentation A scalable gigabit data acquisition system for calorimeters for linear collider Gastaldi, F (CNRS)
More informationDescription of the JRA1 Trigger Logic Unit (TLU)
Description of the JRA1 Trigger Logic Unit (TLU) D. Cussans 1 January 10, 2007 Abstract This document describes the interfaces and operation of the EUDET JRA1 Trigger Logic Prototype ( TLU v0.1a ) with
More informationDominique Gigi CMS/DAQ. Siena 4th October 2006
. CMS/DAQ overview. Environment. FRL-Slink (Front-End Readout Link) - Boards - Features - Protocol with NIC & results - Production.FMM (Fast Monitoring Module) -Requirements -Implementation -Features -Production.Conclusions
More informationTOF Electronics. J. Schambach University of Texas Review, BNL, 2 Aug 2007
TOF Electronics J. Schambach University of Texas Review, BNL, 2 Aug 2007 1 Outline Electronics Overview Trigger & DAQ Interfaces Board Status, Tests & Plans 2 Electronics for One Side 3 Tray Level Electronics
More informationMPGD dedicated HV system. MLAB ICTP Miramare (TS) MPGD-dedicated HV system TASK 6. These slides and its contents are for INTERNAL use only
MPGD-dedicated HV system TASK 6 MPGD dedicated HV system TASK COORDINATOR: PARTICIPANTS: S. Levorato INFN Trieste MLAB ICTP Miramare (TS) These slides and its contents are for INTERNAL use only July 2018
More informationTiming System Modules
Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006 Timing System Functionality based on the APS timing system Redesigned for SLS Series 100 Improved performance for
More informationPETsys SiPM Readout System
SiPM Readout System FEB/A_v2 FEB/S FEB/I The SiPM Readout System is designed to read a large number of SiPM photo-sensor pixels in applications where a high data rate and excellent time resolution is required.
More informationThe new detector readout system for the ATLAS experiment
LInk exange The new detector readout system for the ATLAS experiment Soo Ryu Argonne National Laboratory On behalf of the ATLAS Collaboration ATLAS DAQ for LHC Run2 (2015-2018) 40MHz L1 trigger 100kHz
More informationATM-DB Firmware Specification E. Hazen Updated January 4, 2007
ATM-DB Firmware Specification E. Hazen Updated January 4, 2007 This document describes the firmware operation of the Ethernet Daughterboard for the ATM for Super- K (ATM-DB). The daughterboard is controlled
More informationStudy of 1.5m data paths along CALICE slabs
Study of 1.5m data paths along CALICE slabs the problem & its scale technology and architecture choices test-slab design options current status outlook and plans 1 The problem & its scale Single side of
More informationIBM Network Processor, Development Environment and LHCb Software
IBM Network Processor, Development Environment and LHCb Software LHCb Readout Unit Internal Review July 24 th 2001 Niko Neufeld, CERN 1 Outline IBM NP4GS3 Architecture A Readout Unit based on the NP4GS3
More informationMSU/NSCL May CoBo Module. Specifications Version 1.0. Nathan USHER
MSU/NSCL May 2009 CoBo Module Specifications Version 1.0 Nathan USHER 1. Introduction This document specifies the design of the CoBo module of GET. The primary task of the CoBo is to readout the ASICs
More informationLUPO TimeStamp Module (Ver. 1.2) Hidetada Baba
LUPO TimeStamp Module (Ver. 1.2) Hidetada Baba November 28, 2009 1 1 General 1 General 1.1 Function This module is a CAMAC/VME LUPO module which including the functions of Time stamp, Output register and
More informationHardware Short Test. CompactRIO White Rabbit Module. Document Version
CompactRIO White Rabbit Module Hardware Short Test Document Version 1.01 19.01.2015 Universität Zürich, Physik Institut, Winterthurerstrasse 190, 8057 Zürich, Schweiz Daniel Florin florin@physik.uzh.ch
More informationXS1 Link Performance and Design Guidelines
XS1 Link Performance and Design Guidelines IN THIS DOCUMENT Inter-Symbol Delay Data Rates Link Resources Booting over XMOS links XS1 System Topologies Layout Guidelines Deployment Scenarios EMI This document
More informationTTC/TTS Tester (TTT) Module User Manual
TTC/TTS Tester (TTT) Module User Manual Eric Hazen hazen@bu.edu, Christopher Woodall cwoodall@bu.edu, Charlie Hill chill90@bu.edu May 24, 2013 1 Contents 1 Overview 3 2 Quick Start Guide 4 3 Hardware Description
More informationGPS time synchronization system for T2K
GPS time synchronization system for T2K Hans Berns and Jeff Wilkes University of Washington, Seattle SK Collaboration meeting Nov 8, 2007 11/8/07: GPS 1 11/8/07: GPS 2 T2K GPS Time Synchronization: overview
More informationORION USB3 Evaluation Kit
ORION USB3 Evaluation Kit Table of Contents 1 General Description...4 2 System Overview...5 3 Operating Instructions...7 3.1 Recommended Equipment...7 3.2 Resolution / Fame rate and ADC gain settings...7
More information128 CH TDC-SCALER For 10x10 GEM
128 CH TDC-SCALER For 10x10 GEM SEA Technical Note Issue: Draft Revision: 0.9 Reference: INFN no reference Created: 25 th Nov 2010 Last modified: 1 st Feb 2013 Prepared By: A. Balla, P. Ciambrone, F.Murtas
More informationCentre de Physique des Particules de Marseille. The PCIe-based readout system for the LHCb experiment
The PCIe-based readout system for the LHCb experiment K.Arnaud, J.P. Duval, J.P. Cachemiche, Cachemiche,P.-Y. F. Réthoré F. Hachon, M. Jevaud, R. Le Gac, Rethore Centre de Physique des Particules def.marseille
More informationIP SLAs QFP Time Stamping
This module describes how to configure the IP SLA QFP Time Stamping feature for IP Service Level Agreements (SLAs) UDP jitter operations. This new probe and responder structure enables more accurate network
More informationEcho Digital Audio Corporation AudioFire 2 AudioFire 4 AudioFire 8 AudioFire 12 Release 4.6 for Mac OS X
Echo Digital Audio Corporation AudioFire 2 AudioFire 4 AudioFire 8 AudioFire 12 Release 4.6 for Mac OS X DISCLAIMER... 2 RELEASE INFORMATION... 2 SUPPORTED OPERATING SYSTEMS... 2 CHANGES... 3 KNOWN ISSUES...
More information256 channel readout board for 10x10 GEM detector. User s manual
256 channel readout board for 10x10 GEM detector User s manual This user's guide describes principles of operation, construction and use of 256 channel readout board for 10x10 cm GEM detectors. This manual
More informationUCT Software-Defined Radio Research Group
UCT Software-Defined Radio Research Group UCT SDRRG Team UCT Faculty: Alan Langman Mike Inggs Simon Winberg PhD Students: Brandon Hamilton MSc Students: Bruce Raw Gordon Inggs Simon Scott Joseph Wamicha
More informationA Study of the Merits of Precision Time Protocol (IEEE-1588) Across High-Speed Data Networks
A Study of the Merits of Precision Time Protocol (IEEE-1588) Across High-Speed Data Networks LHCb-PUB-2015-022 18/09/2015 Public Note Issue: 1 Revision: 0 Reference: LHCb-PUB-2015-022 Created: August 17,
More informationThe ASDEX Upgrade UTDC and DIO cards - A family of PCI/cPCI devices for Real-Time DAQ under Solaris
The ASDEX Upgrade UTDC and DIO cards - A family of PCI/cPCI devices for Real-Time DAQ under Solaris A. Lohs a, K. Behler a,*, G. Raupp, Unlimited Computer Systems b, ASDEX Upgrade Team a a Max-Planck-Institut
More informationUSER MANUAL EXPERIENCE INCREDIBLE PERFORMANCE V2.3
USER MANUAL EXPERIENCE INCREDIBLE PERFORMANCE V2.3 CONTENTS 1 INTRODUCTION... 3 2 INTERFACE DESIGN... 4 2.1 Connectivity... 5 2.2 Analog Interface... 6 2.3 I 2 C Interface... 7 2.4 I 2 C Operations...
More informationSV3C DPRX MIPI D-PHY Analyzer. Data Sheet
SV3C DPRX MIPI D-PHY Analyzer Data Sheet Table of Contents Table of Contents Table of Contents... 1 List of Figures... 2 List of Tables... 3 Introduction... 4 Overview... 4 Key Benefits... 4 Applications...
More informationElectronics on the detector Mechanical constraints: Fixing the module on the PM base.
PID meeting Mechanical implementation ti Electronics architecture SNATS upgrade proposal Christophe Beigbeder PID meeting 1 Electronics is split in two parts : - one directly mounted on the PM base receiving
More informationWP 14 and Timing Sync
WP 14 and Timing Sync Eiscat Technical meeting 20131105 Leif Johansson National Instruments Eiscat Syncronisation Signal vs. Time-Based Synchronization Signal-Based Share Physical Clocks / Triggers Time-Based
More informationSE-330 SERIES (NEW REVISION) MODBUS/TCP INTERFACE
Tel: +1-800-832-3873 E-mail: techline@littelfuse.com www.littelfuse.com/se-330 SE-330 SERIES (NEW REVISION) MODBUS/TCP INTERFACE Revision 0-E-121117 Copyright 2018 Littelfuse Startco Ltd. All rights reserved.
More informationDescription of the JRA1 Trigger Logic Unit (TLU), v0.2c
EUDET Description of the JRA1 Trigger Logic Unit (TLU), v0.2c D. Cussans September 11, 2009 Abstract This document is an updated version of EUDET-Memo-2008-50. It describes the interfaces and operation
More informationTHE ALFA TRIGGER SIMULATOR
Vol. 46 (2015) ACTA PHYSICA POLONICA B No 7 THE ALFA TRIGGER SIMULATOR B. Dziedzic Tadeusz Kościuszko Cracow University of Technology, Institute of Physics Podchorążych 1, 30-084 Kraków, Poland K. Korcyl
More informationMPM-400G 400G Multi-Protocol Module
MPM-400G 400G Multi-Protocol Module MPA Multi-Protocol Analzyer Modular Test Platform Specifically designed to meet the test and measurement challenges of developers and early adopters of 400G ASICs, CFP8
More informationSwitch v3 Hardware Status and Plans
Switch v3 Hardware Status and Plans Sixth White Rabbit Workshop Darmstadt (Germany), 22-23 March 2012 Javier Díaz Alonso, javier@sevensols.com Index 1. Seven Solutions overview 2. Switch Hardware overview
More informationPCI GS or PCIe8 LX Time Distribution Board
PCI GS or PCIe8 LX Time Distribution Board for use with PCI GS or PCIe8 LX Main Board August 28, 2008 008-02783-01 The information in this document is subject to change without notice and does not represent
More informationSchematic. A: Overview of the Integrated Detector Readout Electronics and DAQ-System. optical Gbit link. 1GB DDR Ram.
A: Overview of the Integrated Detector Readout Electronics and DAQ-System N s CASCADE Detector Frontend (X0) (X) (Y0) (Y) optional: CIPix- Board (T) Optical Gigabit Link CDR.0 FPGA based readout board
More informationConfiguring Cisco IP SLAs ICMP Jitter Operations
This module describes how to configure a Cisco IOS IP Service Level Agreements (SLAs) Internet Control Message Protocol (ICMP) Jitter operation for generating a stream of ICMP packets between a Cisco IOS
More informationGSI Event-driven TDC with 4 Channels GET4. Harald Deppe, EE-ASIC Holger Flemming, EE-ASIC. Holger Flemming
GSI Event-driven TDC with 4 Channels GET4, EE-ASIC, EE-ASIC Schematic DLL N Delay Elements Reference Clock Phasedetector & Charge Pump Schematic DoubleBin DLL N Delay Elements Reference Clock Phasedetector
More informationOverview of Board Revisions
Introduction to the Features of MicroAutoBox Overview of Board Revisions Objective MicroAutoBox was first released in October 1999. The major updates of the DS1401 Base board and the I/O boards are listed
More informationSRS scalable readout system Status and Outlook.
SRS scalable readout system Status and Outlook Hans.Muller@cern.ch SRS corner stones Complete RO system from detector to Online software Conceived independent of detector type scalable, very small to very
More informationE Copyright VARAN BUS USER ORGANIZATION 06/2015. Real Time Ethernet VARAN Bus
8100000100-E Copyright BUS USER ORGANIZATION 06/2015 Real Time Ethernet Bus - Versatile Automation Random Access Network The bus system meets all requirements of a modern industry network optimized for
More informationADC ACQUISITION MODE...
SRS Data Format Content Contents 1. OVERVIEW... 2 1.1. FRAME COUNTER... 3 1.2. DATA HEADER... 3 1.3. HEADER INFO FIELD... 4 2. ADC ACQUISITION MODE... 5 2.1. OVERVIEW... 5 2.2. ADC DATA FORMAT... 6 2.3.
More informationHomework 9: Software Design Considerations
Homework 9: Software Design Considerations Team Code Name: Mind Readers Group No. 2 Team Member Completing This Homework: Richard Schuman E-mail Address of Team Member: _rschuman_ @ purdue.edu Evaluation:
More informationCX Firmware Release Notes
Page 1 of 19 Table of Contents C2-640-GigE... 3 Firmware Rev 1.1.1 (released 14 th May, 2014)... 3 Firmware Rev 1.2.0 (released 18 th September, 2014)... 3 Firmware Rev 1.3.0 (released 24 th May, 2017)...
More informationsyn1588 PCIe NIC Data Sheet Oregano Systems Design & Consulting GesmbH PCI Express Ethernet Network Interface Card Revision 2.1
PCI Express Ethernet Network Interface Card Revision 2.1 syn1588 PCIe NIC Data Sheet Version 2.8 March 1 st 2017 Oregano Systems Design & Consulting GesmbH Franzosengraben 8, A-1030 Vienna P: +43 (676)
More informationMeasuring the Accuracy of Network Timestamping Methodology and Results of. Matthew Knight Vice President of Technical Marketing Metamako
Measuring the Accuracy of Network Timestamping Methodology and Results of the STAC TS Benchmarks Matthew Knight Vice President of Technical Marketing Metamako Measuring the Accuracy of Network Timestamping
More informationThe WaveDAQ system: Picosecond measurements with channels
Stefan Ritt :: Muon Physics :: Paul Scherrer Institute The WaveDAQ system: Picosecond measurements with 10 000 channels Workshop on pico-second photon sensors, Kansas City, Sept. 2016 0.2-2 ns DRS4 Chip
More informationPSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012
PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012 PSEC-4 ASIC: design specs LAPPD Collaboration Designed to sample & digitize fast pulses (MCPs): Sampling rate capability > 10GSa/s Analog bandwidth
More informationSPI Xpress. Data sheet
Revision 1.04 - July 2010 Table of Contents Table of Contents... 2 Table of Tables... 2 Table of Figures... 2 Revision history... 3 1 Features... 4 2 SPI Xpress Overview... 4 3 Connecting the SPI Xpress
More information1 General Driver Board Description
PD-LED-2 Version 2.0 July 5, 2017 1 General Driver Board Description The P-ROC Driver Boards are used to control connected devices by turning on or off power to the devices in response to commands from
More informationLevel-1 Data Driver Card of the ATLAS New Small Wheel Upgrade Compatible with the Phase II 1 MHz Readout
Level-1 Data Driver Card of the ATLAS New Small Wheel Upgrade Compatible with the Phase II 1 MHz Readout Panagiotis Gkountoumis National Technical University of Athens Brookhaven National Laboratory On
More informationSMT-FMC211. Quad DAC FMC. Sundance Multiprocessor Technology Limited
Sundance Multiprocessor Technology Limited Form : QCF51 Template Date : 10 November 2010 Unit / Module Description: Quad DAC FMC Unit / Module Number: Document Issue Number: 1.1 Original Issue Date: 11
More informationGCU ARCHITECTURE PROPOSAL
GCU ARCHITECTURE PROPOSAL M. Bellato, R. Brugnera, F. Dal Corso, S. Dusini, A. Garfagnini, R. Isocrate, I. Lippi, G. Meng, D. Pedretti INFN and University of Padova GCU ARCHITECTURE PROPOSAL LCU DCS VD
More informationAccurate Synchronization of EtherCAT Systems Using Distributed Clocks
Accurate Synchronization of EtherCAT Systems Using Distributed Clocks Joseph E Stubbs, PE EtherCAT Technology Group 12/2010 EtherCAT Technology Group (1) Purpose of this presentation Gain a basic understanding
More informationThe IEEE 1588 Standard
The IEEE 1588 Standard The IEEE 1588 Standard Synchronizing time between multiple computers in the network has always been a challenge. What is, in the first step, a trivial requirement to equip two or
More informationm o d e l B N C Multi-Trigger Digital Delay Generator APPLICATIONS:
MultiTrigger Digital Delay Generator B N C m o d e l 725 APPLICATIONS: Control and time experiments quickly and easily. Eliminate delays, gates, timers, filters and cables. Designed by experimenters for
More informationEnhancing intra and inter datacenter synchronization using White Rabbit
When every nanosecond counts Enhancing intra and inter datacenter synchronization using White Rabbit Pablo Marín Jiménez www.sevensols.com Summary Visibility network White Rabbit technology. Production
More informationETH. Ethernet MAC with Timestamp Extension. TCD30xx User Guide. Revision July 17, 2015
TCD30xx User Guide ETH Ethernet MAC with Timestamp Extension Revision 1.0.0-41582 July 17, 2015 Copyright 2015, TC Applied Technologies. All rights reserved. LIST OF TABLES... 16-3 LIST OF FIGURES... 16-4
More informationUser s Manual. EIB 741 EIB 742 External Interface Box for Connecting HEIDENHAIN Encoders
User s Manual EIB 741 EIB 742 External Interface Box for Connecting HEIDENHAIN Encoders July 2013 DOCUMENTATION... 5 FIRMWARE VERSION... 5 CHANGE HISTORY... 5 PART 1: FEATURES... 6 1 GENERAL DESCRIPTION
More informationDescription of Circuit. Fine Time Measurement : LVDS Receiver/Dribver. Production Readiness Review ATLAS Muon TDC (AMT)
ATLAS Production Readiness Review ATLAS Muon TDC (AMT) 2 June 22@CERN Yasuo Arai (KEK) yasuo.arai@kek.jp http://atlas.kek.jp/tdc/prr/ Description of Circuit Fine Time Measurement : LVDS Receiver/Dribver
More informationUsing the FADC250 Module (V1C - 5/5/14)
Using the FADC250 Module (V1C - 5/5/14) 1.1 Controlling the Module Communication with the module is by standard VME bus protocols. All registers and memory locations are defined to be 4-byte entities.
More informationMicro-Research Finland Oy Välitalontie 83 C, FI Helsinki, Finland. Four-Channel Timer 4CHTIM Technical Reference Contents
Date: 03 June 2005 Issue: 1 Page: 1 of 17 Author: Jukka Pietarinen Four-Channel Timer 4CHTIM Technical Reference Contents Introduction...3 Four-Channel Timer Block Diagrams...3 Delay Channel...3 RF Clock
More informationWiMOD LR Base Host Controller Interface
WiMOD LR Base Host Controller Interface Specification Version 1.7 Document ID: 4100/40140/0062 IMST GmbH Carl-Friedrich-Gauß-Str. 2-4 47475 KAMP-LINTFORT GERMANY Introduction Document Information File
More informationApplication of Zero Delay Buffers in Switched Ethernet
3 Application Note15 Application of Zero Delay Buffers in Switched Ethernet By Cameron Katrai Abstract With the best and tightest characteristics of any PLL driver, Pericom s collection of Zero Delay Clock
More informationFELI. : the detector readout upgrade of the ATLAS experiment. Soo Ryu. Argonne National Laboratory, (on behalf of the FELIX group)
LI : the detector readout upgrade of the ATLAS experiment Soo Ryu Argonne National Laboratory, sryu@anl.gov (on behalf of the LIX group) LIX group John Anderson, Soo Ryu, Jinlong Zhang Hucheng Chen, Kai
More informationSRS Slow Control Manual
SRS Slow Control Manual Overview The slow-control of the SRS system is carried out using UDP over IP protocol on the available Gigabit Ethernet port of the FEC cards. When using a SRU unit to bundle many
More informationLUPO IO & Scaler Firmware Rev Oct. 11
LUPO IO & Scaler Firmware Rev. 1.0 2016 Oct. 11 1 L\
More informationAn Advanced High Speed Solid State Data Recorder
An Advanced High Speed Solid State Data Recorder 401 Camp Craft Road, Austin, TX, USA 78746-6558 http://www.spec.com Dr. Gary McMillian Voice (512)347-1360 x2103 Fax (512)327-5487 E-mail mcmillian@spec.com
More information**CHECK PIN CONFIGURATIONS. APPLYING POWER TO THE DMX INPUT WILL DAMAGE THE CONTROLLER**
Page 1 EASY INSTALLATION 1. Mount an electrical box inside the wall The controller can be installed in any standard electrical backbox. If you use a double size box, you can insert the power supply inside.
More informationDELPHI CORPORATION. LIN to RS-232 Gateway Systems Analysis INterface Tool (SAINT) Users Guide
DELPHI CORPORATION LIN to RS-232 Gateway Systems Analysis INterface Tool (SAINT) Users Guide Document Number TBD Version D, Draft 1 August 15, 2003 Copyright Delphi Corporation, 2003 Maintained by: Chris
More informationWAVE GENERATION DESIGN using the ATLYS FPGA with INBUILD DSP/RAM
All rights reserved & copyright PETER-PAUL TROENDLE 26 RUE DE VILLEBON 91160 SAULX LES CHARTREUX p94100687@hotmail.com WAVE GENERATION DESIGN using the ATLYS FPGA with INBUILD DSP/RAM Architecture The
More informationGigabit Fibre Channel B_Port Controller Core. 1 Introduction. Product Brief V1.0- September Overview. Optimized for Actel LAN WAN
1 Introduction 1.1 Overview The Fibre Channel (FC) is logically a bi-directional point-to-point serial data channel, structured for high performance information transport. Physically, Fibre Channel is
More informationPC-CARD-DAS16/12 Specifications
Specifications Document Revision 1.1, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design.
More informationTiming distribution and Data Flow for the ATLAS Tile Calorimeter Phase II Upgrade
Timing distribution and Data Flow for the ATLAS Tile Calorimeter Phase II Upgrade Fernando Carrió Argos on behalf of the ATLAS Tile Calorimeter Group Tile Calorimeter Segmented calorimeter of steel plates
More informationConfiguring IP SLAs ICMP Echo Operations
This module describes how to configure an IP Service Level Agreements (SLAs) Internet Control Message Protocol (ICMP) Echo operation to monitor end-to-end response time between a Cisco router and devices
More informationI/O Systems (3): Clocks and Timers. CSE 2431: Introduction to Operating Systems
I/O Systems (3): Clocks and Timers CSE 2431: Introduction to Operating Systems 1 Outline Clock Hardware Clock Software Soft Timers 2 Two Types of Clocks Simple clock: tied to the 110- or 220-volt power
More informationADQ14 PRODUCT OVERVIEW 2016
PCI Express PXI Express Micro-TCA.4 USB3.0 10GbE ADQ14 PRODUCT OVERVIEW 2016 PCI Express PXI Express Micro-TCA.4 USB3.0 10GbE ADQ14 White Rabbit timing solution for large scale installations ADQ14 systems
More informationJNIOR Series 3 Release Notes Updated as of Monday, August 29, 2016
JNIOR Series 3 Release Notes Updated as of Monday, August 29, 2016 June 14 2016 4.8.614.2124 Fixed an issue where multiple MODBUS connections were violating the MODBUS store synchronization rules and overwriting
More informationPC-CARD-DAS16/16 Specifications
Specifications Document Revision 2.1, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design.
More informationConfiguring IP SLAs UDP Jitter Operations
This document describes how to configure an IP Service Level Agreements (SLAs) UDP jitter operation to analyze round-trip delay, one-way delay, one-way jitter, one-way packet loss, and connectivity in
More informationEcho Digital Audio Corporation AudioFire 2 AudioFire 4 AudioFire 8 AudioFire 12 AudioFire 8a AudioFirePre8 Gibson RIP Release 5.7.
Echo Digital Audio Corporation AudioFire 2 AudioFire 4 AudioFire 8 AudioFire 12 AudioFire 8a AudioFirePre8 Gibson RIP Release 5.7.1 for Mac OS X DISCLAIMER... 2 RELEASE INFORMATION... 2 SUPPORTED OPERATING
More informationKX GPRS M2M I-NET. User s Guide. Version: 1.0. Date: March 17, KORTEX PSI 3 Bd Albert Camus Tel:
KX GPRS M2M I-NET User s Guide Version: 1.0 Date: March 17, 2011 KORTEX PSI 3 Bd Albert Camus Tel: +33-1-34043760 e-mail: contact@kortex-psi.fr Revision History Version Date Changes 1.0 March 17, 2011
More informationModeling a MAC Scheduler: Experiences with a DOCSIS Cable
Modeling a MAC Scheduler: Experiences with a DOCSIS Cable Network Simulation Model Jim Martin Department of Computer Science Clemson University jim.martin@cs.clemson.edu Phone: 864 656 4529 Fax: 864 656
More informationConfiguring IP SLAs ICMP Echo Operations
This module describes how to configure an IP Service Level Agreements (SLAs) Internet Control Message Protocol (ICMP) Echo operation to monitor end-to-end response time between a Cisco router and devices
More informationScintillator-strip Plane Electronics
Scintillator-strip Plane Electronics Mani Tripathi Britt Holbrook (Engineer) Juan Lizarazo (Grad student) Peter Marleau (Grad student) Tiffany Landry (Junior Specialist) Cherie Williams (Undergrad student)
More informationEthernet Switch. WAN Gateway. Figure 1: Switched LAN Example
1 Introduction An Ethernet switch is used to interconnect a number of Ethernet LANs (Local Area Networks), forming a large Ethernet network. Different ports of the switch are connected to different LAN
More information