US A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2014/ A1 Gschwind (43) Pub. Date: Apr.

Size: px

Start display at page:

Download "US A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2014/ A1 Gschwind (43) Pub. Date: Apr."

Daniel Stewart
6 years ago
Views:

1 US A1 (19) United States (12) Patent Appication Pubication (10) Pub. No.: US 2014/ A1 Gschwind (43) Pub. Date: Apr. 10, 2014 (54) SUPPORTNG MULTPLE TYPES OF GUESTS Pubication Cassi?cation BY A HYPERVSOR (5 1) nt. C. (71) Appicant: NTERNATONAL BUSNESS G06F 12/08 ( ) MACHNES CORPORATON, (52) US. C. Annonk, NY (US) CPC an 12/08 ( ) USPC /6 (72) nventor: Michae K. GschWind, Chappaqua, NY (Us) (57) ABSTRACT (73) ASSgnee3 NTERNATONAL BUSNESS A system con?guration is provided that incudes mutipe MACHNES CORPORATON, partitions that have differing transation mechanisms associ A'monk, NY (Us) ated therewith. For instance, one partition has associated therewith a singe eve transation mechanism for transating (21) App' N05 13/789,083 guest virtua addresses to host physica addresses, and (22) _ another partition has a nested eve transation mechanism for Fed' Mar transating guest virtua addresses to host physica addresses... The different transation mechanisms and partitions are sup Reated U's' Apphcaton Data ported by a singe hypervisor. Athough the hypervisor is a (63) Continuation of appication No. 13/ 646,782,?ed on paravirtuaized hypervisor, it provides fu virtuaization for Oct. 8, those partitions using nested eve transations. 1 5O SERVER MEMORY - VRTUAL M $ VRTUAL { \ 162 MACHNE MACHNE GUEST GUEST " V _/-\ : OS OS : APP(S) APP(S) i X j i HYPERVSOR TT 158 _ 4 CENTRAL PROCESSOR(S) _ x156 NPUT/OUTPUT /\

2 Patent Appication Pubication Apr. 10, 2014 Sheet 1 0f 24 US 2014/ CPU 104 MMU/TLB 106 F108 CACHE /O \_1 12 MEMORY F1 10 CACHE EXTERNAL /O DEVCES AND DATA x114 FG. SERVER // MEMORY "\_ VRTUAL VRTUAL 162 i MACHNE MAC-NE i 168 /" GLQESST : APP S APP s i ( ) \ f ( ) i L HYPERVSOR E #158 CENTRAL PROCESSOR(S) _ x156 NPUT / OUTPUT / \160 FG. 1B 152

3 Patent Appication Pubication Apr. 10, 2014 Sheet 2 0f 24 US 2014/ A1 7% 4v? /.GE <N wow _ omenm man?

4 Patent Appication Pubication Apr. 10, 2014 Sheet 3 0f 24 US 2014/ A1 E 64 - BT EFFECTVE ADDRESS / / s-p / p / ESD PAGE BYTE p 64-p 63 SEGMENT LOOKASDE BUFFER (SLB) 212 // SLBEO ESD VSD 214 SLBEn VSD - _ V v / 78-s / s-p p VSD PAGE BYTE VRTUAL PAGE NUMBER (VPN) kins-bt VRTUAL ADDRESS 44 FG. ZB

5 Patent Appication Pubication Apr. 10, 2014 Sheet 4 0f 24 US 2014/ A1 206 EFFECHVEADDRESS \-Ean P E BYTE / w HPT 250 / 212\ SLB _//~{va0: / _>- TLB TC > nsta HASHNGFUNCHON 7 \\ 252 PTEGROUp/:: \~253 SDR Q> SDRLHTABORG F1C3. 2(3 L>REALMEMORYPAGE

6 Patent Appication Pubication Apr. 10, 2014 Sheet 5 0f 24 US 2014/ A1 SEGMENT LOOKASDE BUFFER ESD V B VSD KS KP N L C / LP / RS ESD V B VSD Ks KP N L C / LP / RS O FG. 3

7 Patent Appication Pubication Apr. 10, 2014 Sheet 6 0f 24 US 2014/ PAGE TABLE (PT) PAGE TABLE ENTRY ~402 PAGE TABLE ENTRY '.. PAGE TABLE ENTRY FG. 4A? PAGETABLEENTRY o 42? F406 4, \ 63 4()4~/-~ B 2 AVA/J SW L H V x414 PP / KEY \ ARPN LP KEY R c WMG N PP \ ~ / RTABORG / / 0 T FG. 4B

8 Patent Appication Pubication Apr. 10, 2014 Sheet 7 0f 24 US 2014/ A1 Now

9 Patent Appication Pubication Apr. 10, 2014 Sheet 8 0f 24 US 2014/ A1

10 Patent Appication Pubication Apr. 10, 2014 Sheet 9 0f 24 US 2014/ A1 608 w ? PAGE FRAME REALADDRESS P (C) FG NEKEY AA SOGLCRWPPV 0 1g $ FG. BB

11 Patent Appication Pubication Apr. 10, 2014 Sheet 10 0f 24 US 2014/ A1 RECEVE ADDRESS 700 T" REQUEST N PARTTON i TRANSLATE GUEST ADDRESS FROM 702 " GVA TO GPA USNG A SELECTED TRANSLATON STRUCTURE GUEST TRANSLATON TRANSLATON EVENT? EVENT (S/DS) SPECFYNG GVA NO SELECTED FOR -OST TRANSLATON? TRANSLATE TRANSLATE 710» ADDRESS USNG ADDRESS USNG HPT ~712 RADx TRANSLATON TRANSLATON 714 HOST (HV) TRANSLATON TRANSLATON EVENT? EVENT (HSHHDS) SPECFYNG GPA NO ( END ) x716 FG. 7A

12 Patent Appication Pubication Apr. 10, 2014 Sheet 11 0f 24 US 2014/ A1 ( START ) RECEVE HSHDS 760 RADX GUEST TRANSLATON ENABLED? 762 PERFORM PROR ART HPT HANDLNG x764 FOR HPT MEMORY TRANSLATON OBTAN PARTTON 768 FAULT ADDRESS T0 BE TRANSLATED (PROVDED BY va RESTART OBTAN TRANSLATON EXECUTON OF ENTRY =ROM NSTRUCTON ~ 766 TRANSLATON TABLE HAVNG CAUSED 770» PROVDNG LNEAR HSHDS PARTTON ADDRESS TO REAL ADDRESS MAPPNG END 772, NSTALL LNEAR TRANSLATON N HOST TRANSLATON TABLE RESTART EXECUTON OF 774w NSTRUCTON HAVNG CAUSED HSHDS FG. TB END

13 Patent Appication Pubication Apr. 10, 2014 Sheet 12 0f 24 US 2014/ A1 $3 800 / ALLOCATE FRST PARTTON 802 J CREATE CONFGURATON FOR FRST PARTTON 804\/\ ALLOCATE SECOND PARTTON CREATE CONFGURATON 806 w FOR SECOND PARTTON i> FG. 830 DSPATCH PARTTON 832 LOOK UP PARTTON CONFGURATON TABLE 834$ STORE PARTTON CONFGURATON NFORMATON TO CPU REGSTER i> FG. 8B

14 Patent Appication Pubication Apr. 10, 2014 Sheet 13 0f 24 US 2014/ A1 GENERATE PARTTON ADDRESS (e.g., WTH SLBs TO GVA OR /\_ 850 RADX TO GPA) ACCESS PARTTON CONFGURATON NFORMATON TO OBTAN HOST TRANSLATON x 852 TECHNQUE AND PARAMETERS USE NDCATED TECHNQUE WTH PARAMETERS TO PERFORM '\_, 854 SECOND LEVEL TRANSLATON USE TRANSLATED ADDRESS /-\, 856 FG. 8C

15 Patent Appication Pubication Apr. 10, 2014 Sheet 14 0f 24 US 2014/ A1 9022a GUEST1 GUEST2 os AND 0s AND A'X APPs APPs \ / HYPERVSOR \FPFQos HPA N904 SYSTEM HARDWARE ' \ 906 FG. 9A b AX 950\ [4% HENTER GUESTZ k GEA >GVA m MSS / / HENTER ADJUN T MSS SYSTEM HARDWARE ' \- 906 FG. QB

16 Patent Appication Pubication Apr. 10, 2014 Sheet 15 0f 24 US 2014/ A1 TRANSLATON CAUSES HOST TRANSLATON TABLE MSS NDCATON EVENT TO HYPERVSOR DSPATCH MSS TO PARTTON PARTTON USES HENTER TO UPDATE HOST TRANSLATON TABLE PARTTON RESUMES EXECUTON x1000 ~1008 FG. 10A RECEVE CONFGURATON NFORMATON NTALZE TABLE TO TRACK MAPPNG OF GUEST PHYSCAL ADDRESSES TO HOST MEMORY x1020 ALLOCATE MEMORY MMEDATELY OR ON DEMAND 1024 HANDLE HOST TRANSLATON TABLE MSS END FG. 1GB

17 Patent Appication Pubication Apr. 10, 2014 Sheet 16 0f 24 US 2014/ A w RECEVE HOST TRANSLATON TABLE MSS NOTFCATONS 1052 J LOOK UP MAPPNG TABLE TO DETERMNE HOST TRANSLATON TABLE ENTRY TO NSTALL 1054 YES No USE HENTER TO NSTALL TRANSLATON 1058~/\ N HOST TRANSLATON TABLE /\ TRANSFER CONTROL TO OS NDCATE x ERROR 1056 FG. 10C

18 Patent Appication Pubication Apr. 10, 2014 Sheet 17 0f 24 US 2014/ A RADX TABLE ORGN /// SEGMENT PAGE NUMBER (SPN) BYTE F1110 PAGE NUMBER as 1132 f1102a Q E E " LEVEL 4 57-BT REAL ADDRESS OF LEVEL 4 PDE :geess / READ LEVEL 4 PDE i L V i L J : L: 'v=1 1102b : / : ' 000 LEVEL 3 57-BT REAL ADDRESS OF LEVEL 3 PDE PDE ACCESS / READ LEVEL 3 PDE H LV QOETE _ L"V'1 E1102c F : LEVEL 2 57-BT REAL ADDREss OF LEVEL 2 PDE PDE ACCESS / READ LEVEL2 PDE L V L J L: V:1 1102d F C: : 000 LEVEL 1 57-BT REAL ADDRESS OF LEVEL 1 PTE / READ LEVEL 1 PTE PTE ACCESS L V L QMEM%E@@JUE J _v=1 J BT REAL ADDRESS* BYTE FG. 11

19 Patent Appication Pubication Apr. 10, 2014 Sheet 18 0f 24 US 2014/ A GUEST PAGE TABLE PONTER V RT REAL ADDREss OF LEVEL 4 TABLE E HYPERVSOR PAGE E TABLE ACCESSES E 1202 H {1202a _ _i _ _ _: _ i _ _: _ _ _ REAL ADDRESS OF LEVEL 4 TABLE V RT LEVEL 4 57-BT REAL ADDRESS OF LEVEL 4 PDE PDE ACCESS / READ LEVEL 4 PDE E v V RT REAL ADDRESS E OF LEVEL 3 TABLE E _ T_E _T$_ L_E\@-_45JE ' L=o, V=1 [ 1202b OFLEVEL3TABLE V RT LEVEL 3 57-BT REAL ADDRESS OF LEVEL 3 PDE / READ LEVEL 3 PDE _ v V RT REAL ADDRESS E OF LEVEL 2 TABLE _NT_EN_T~ _ L_E\EL_3 DE ' ' L=0, V= F : V RT LEVEL 2 5/7-BT REAELEDLREE/SES geseevel 2 PDE PDE ACCESS " v BLREEVLBRBES E EO_NT_EN_TS_ L_EEL_ZRDE zo' V= : REAL ADDRESS OF LEVEL 1 TABLE V RT LEVEL 1 57-BT REAL ADDRESS OF LEVEL 1 PTE PTE ACCESS E / READ LEVEL 1 PTE E L V V RT REAL ADDRESS =1 J BT REAL ADDRESS FG. 12 BYTE

ELEC 377 Operating Systems. Week 6 Class 3

ELEC 377 Operating Systems. Week 6 Class 3 ELEC 377 Operatng Systems Week 6 Class 3 Last Class Memory Management Memory Pagng Pagng Structure ELEC 377 Operatng Systems Today Pagng Szes Vrtual Memory Concept Demand Pagng ELEC 377 Operatng Systems