Effects of Pad Structure on the Scrub Performance of MEMS Probes for Memory Devices Aaron Woodard

Size: px
Start display at page:

Download "Effects of Pad Structure on the Scrub Performance of MEMS Probes for Memory Devices Aaron Woodard"

Transcription

1 Effects of Pad Structure on the Scrub Performance of MEMS Probes for Memory Devices Aaron Micron Technology, Inc

2 Outline Background / Trends / Test Requirements Experiment Design Results What Ifs Summary 2

3 Background 3

4 Diversified Memory Market Compute & Networking Embedded Storage Mobile 4

5 Industry Trends 5

6 Industry Trends Implications for wafer test Smaller pad size Thinner pad metal Increased test insertions Higher die-per-wafer / increased parallelism 6

7 Generic Wafer Test Requirements Scrub Depth < Pad Thickness All Probe Marks Inside the Pad Boundary 100% Electrical Continuity Dual Temperature Capability 7

8 The Challenge Trend Device Performance Applications Increased Test Insertions Physical Variation Time-to-Market Small Pad Area Thin Pad Metal Time Balance scrub depth vs. scrub size to meet pad dimension reductions for devices with a breadth of physical properties 8

9 Experiment 9

10 Advanced Probe Cards for Memory Devices Micro-Cantilever MEMS Full 300mm Probe Arrays >100,000 Probes per Array 10

11 MEMS Probe Key Characteristics MEMS Scrub Vertical + Lateral Pad Contact Scrub Ratio (Length vs. Overdrive) Probe Force After Overdrive Tip Initial Contact Area Lateral Travel via Overdrive Initial Contact Pad Scrub Depth Scrub Length 11

12 Evaluation Items Micron and MJC evaluated the following: Evaluation Item Variables Measured Value Scrub Characteristics Single Contact Scrub Characteristics Multi-Contact Overdrive Tip Size Overdrive Tip Size Contact Count Length Width Depth Length Width Depth 12

13 Conditions and Factors Four different probe tips were evaluated on three different devices Item Wafers Prober Temperature Probe Tip Type Value Device A, B, C 300mm Wafer Prober Room Temperature 1: Baseline 2: +70% Tip Area 3: +13% Probe Force 4: +13% Probe Force, +70% Tip Area 13

14 Device Probe Pad Characteristics Pad Thickness Comparison Other properties (Pad Material, Surface Oxide, Hardness, Modulus) do not differ significantly Device A Pad Thickness 1.0x Pad Underlayer Device B Pad Thickness 6.3x Device C Pad Thickness 1.0x 14

15 Device Probe Pad Microstructure Comparison Device A Grain Size: 1.0x %GB > 15 : 50.0x Device B Grain Size: 4.6x %GB > 15 : 29.0x Device C Grain Size: 1.3x %GB > 15 : 1.0x 15

16 Results 16

17 Char Results Scrub Length, Single Contact Device A Device B Device C Operating OD Baseline +70% Tip Area +13% Probe Force +13% Force, +70% Area Scrub Ratio characterization to determine AOT/POT is device-dependent Unpredictable effect on scrub length of changing tip characteristics 17

18 Char Results Scrub Depth, Single Contact Device A Device B Device C Operating OD Baseline +70% Tip Area +13% Probe Force +13% Force, +70% Area Scrub depth response of a given probe tip varies by pad thickness Tip size is the dominant factor in determining scrub depth 18

19 Scrub Mark Operating Overdrive Baseline +70% Tip Area +13% Force +13% F, +70% A Device A Device B The Bulldozer Device C 19

20 Char Results Punch Through, Multiple Contacts Device A Device B Device C Baseline +70% Tip Area +13% Probe Force +13% Force, +70% Area Scrub depth approaches a limit at ~80-90% of pad depth Force characteristic has little to no impact on scrub depth. 20

21 Punch Through Observed on Device A Punch Maximum Overdrive Baseline +70% Tip Area +13% Probe Force +13% Force, +70% Area 21

22 Scrub Depth Images MJC Confocal Scope Device B, Baseline Probe Tip Device A, Baseline Probe Tip Scrub direction Single Contact Scrub direction Punch Through Multi-Contact Multi-Contact Multi-Contact + 22

23 Additional Considerations 23

24 What If Pad Metal Becomes Thinner? Device Operating OD Pad thickness reduction of 30% Baseline +70% Tip Area +13% Probe Force +13% Force, +70% Area Potentially punch through on the first contact with small tips Large tips may not punch through (assuming pad hardening occurs); marginal at best 24

25 What If Testing Temperature Increases? Device A, Probe Tip: +13% Force, Baseline Area Ambient High Temp Ambient High Temp Operating OD Scrub depth shows high temperature dependence; length does not Scrub depth rate of increase slows at high overdrive 25

26 What If.Pad Size Shrinks? Edge Margin Fails Larger Probe Tip Smaller Probe Tip Edge Margin Pad Boundary Overlay of Probe Mark Top, Bottom, Left, Right Edges Larger tip area = reduced scrub depth, but edge margin is strained 26

27 Summary 27

28 Summary Scrub characterization of probe types is critical to understanding advanced probing processes Depth and length can vary significantly across a breadth of similar devices To meet the challenge of reduced pad dimensions, an array of probe tip offerings from probe card suppliers is necessary Varying tip area for optimized scrub depth Varying tip size for optimized pad edge margin The right balance of tip area vs. tip size 28

29 Innovation Required: The Gap Can the probe card industry develop a one-size-fits-all probe tip for tomorrow s device requirements? Or, can probe card suppliers cost-effectively produce an array of probes tailored for specific device properties? 29

30 Final Thoughts Cooperative partnerships are critical in developing solutions for next-generation probing processes Thank You from Micron to MJC and MEC for partnering in this study Acknowledgements Micron Technology: Kurt Guthzeit, Alistair Laing MJC: Miho Kitayama, Yuma Tanaka MEC: Dick Duncan 30

Low Force MEMS Probe Solution for Full Wafer Single Touch Test

Low Force MEMS Probe Solution for Full Wafer Single Touch Test Matt Losey Yohannes Desta Melvin Khoo Lakshmikanth Namburi Georg Aigeldinger Touchdown Technologies Low Force MEMS Probe Solution for Full Wafer Single Touch Test June 6 to 9, 2010 San Diego, CA USA Towards

More information

Measuring Z-stage accuracy using a force sensor

Measuring Z-stage accuracy using a force sensor Measuring Z-stage accuracy using a force sensor Sancho Adam Southwest Test Conference June 2007 Contents Introduction / Background Objectives / Goals Methods / Materials / Procedures Results / Relevant

More information

Future Trends One Mann s Opinion

Future Trends One Mann s Opinion Future Trends One Mann s Opinion Bill Mann General Chair - SWTW Southwest Test Workshop Newport Beach, CA 92663 949-645-3294 william.mann@ieee.org Future Trends One Mann s Opinion Relative Reduction in

More information

PROBE CARD METROLOGY

PROBE CARD METROLOGY PROBE CARD METROLOGY HIGH TEMPERATURE TESTING OF PROBE CARDS Rod Schwartz VP & Technical Director Integrated Technology Corporation Dan Kosecki VP Software Development Integrated Technology Corporation

More information

Advance Low Force Probe cards Used on Solder Flip Chip Devices. Daniel Stillman Texas Instruments Kevin Hughes FormFactor

Advance Low Force Probe cards Used on Solder Flip Chip Devices. Daniel Stillman Texas Instruments Kevin Hughes FormFactor Advance Low Force Probe cards Used on Solder Flip Chip Devices Daniel Stillman Texas Instruments Kevin Hughes FormFactor Overview Probe Solution Requirements Material Properties and Performance Production

More information

Katana RFx: A New Technology for Testing High Speed RF Applications Within TI

Katana RFx: A New Technology for Testing High Speed RF Applications Within TI Katana RFx: A New Technology for Testing High Speed RF Applications Within TI Compan Logo Probe Test Solutions Manager Overview Introduction Objectives Procedures Results Summary Follow-On Work 2 Introduction

More information

Extra Large Multi-DUT Array Probing enabling > X100 Parallel Testing

Extra Large Multi-DUT Array Probing enabling > X100 Parallel Testing Extra Large Multi-DUT Array Probing enabling > X100 Parallel Testing Bassam Dabit FAB18 Test Process Integration Trung Nguyen CTM Test Process Integration Intel Corporation 06/06/2005 Introduction Motivation

More information

Test and Measurement Challenges for 3D IC Development. R. Robertazzi IBM Research

Test and Measurement Challenges for 3D IC Development. R. Robertazzi IBM Research Test and Measurement Challenges for 3D IC Development R. Robertazzi IBM Research PFA Bill Price. Pete Sorce. John Ott. David Abraham. Pavan Samudrala Digital Test Kevin Stawaisz. TEL P12 Prober Glen Lansman,

More information

High Parallelism Memory Test Advances based on MicroSpring Contact Technology

High Parallelism Memory Test Advances based on MicroSpring Contact Technology High Parallelism Memory Test Advances based on MicroSpring Contact Technology Thomas Homorodi- Director of Marketing Robert Martin Technical Sales Eng. Southwest Test Workshop June 2001 Contents Introduction

More information

Verification of Singulated HBM2 stacks with Die Level Handler. Dave Armstrong Toshiyuki Kiyokawa Quay Nhin

Verification of Singulated HBM2 stacks with Die Level Handler. Dave Armstrong Toshiyuki Kiyokawa Quay Nhin Verification of Singulated HBM2 stacks with Die Level Handler Dave Armstrong Toshiyuki Kiyokawa Quay Nhin Abstract Background only will delete on final material High-Bandwidth-Memory continues to evolve

More information

Reinforcement of PCB using Advanced Stiffeners for High Pin Count Devices

Reinforcement of PCB using Advanced Stiffeners for High Pin Count Devices Nicolas SALLES (SV Probe) Rehan Kazmi, PhD (SV Probe) Wayne Nelson (Reid-Ashman Manufacturing) Reinforcement of PCB using Advanced Stiffeners for High Pin Count Devices 2007 San Diego, CA USA Overview

More information

Review of New, Flexible MEMS Technology to Reduce Cost of Test for Multi-site Wire Bond Applications

Review of New, Flexible MEMS Technology to Reduce Cost of Test for Multi-site Wire Bond Applications Review of New, Flexible MEMS Technology to Reduce Cost of Test for Multi-site Wire Bond Applications Dan Stillman Texas Instruments Ben Eldridge FormFactor Overview Project Background & Objective Probe

More information

Panel Discussion Chair: Michael Huebner

Panel Discussion Chair: Michael Huebner Panel Discussion Chair: Michael Huebner FormFactor Inc. Panel members Panel Discussion Mark Ojeda (Spansion/Cypress) Panel: I/II Rey Rincon (Freescale) Panel: II Al Wegleitner (TI) Panel: I/II Clark Liu

More information

Krzysztof Dabrowiecki, Probe2000 Inc Southwest Test Conference, San Diego, CA June 08, 2004

Krzysztof Dabrowiecki, Probe2000 Inc Southwest Test Conference, San Diego, CA June 08, 2004 Structural stability of shelf probe cards Krzysztof Dabrowiecki, Probe2000 Inc Southwest Test Conference, San Diego, CA June 08, 2004 Presentation Outline Introduction Objectives Multi die applications

More information

Key Considerations to Probe Cu Pillars in High Volume Production

Key Considerations to Probe Cu Pillars in High Volume Production Key Considerations to Probe Cu Pillars in High Volume Production Alexander Wittig (GLOBALFOUNDRIES) Amy Leong, Tin Nguyen, Tommaso Masi, Jarek Kister, Mike Slessor (Form Factor) Overview Key Industry Trends

More information

An integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping

An integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping An integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping Yuan-Ping Tseng/ An-Hong Liu TD center ChipMOS Technologies Inc. June 5, 2001 1

More information

Addressable Test Chip Technology for IC Design and Manufacturing. Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03

Addressable Test Chip Technology for IC Design and Manufacturing. Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03 Addressable Test Chip Technology for IC Design and Manufacturing Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03 IC Design & Manufacturing Trends Both logic and memory

More information

A Test-Setup for Probe-Card Characterization

A Test-Setup for Probe-Card Characterization Contents A test-setup for probe card characterization under Background production-like / Motivation operating conditions Third level 16pt Fourth level 14pt Michael Horn, Stephan Fuchs» Fifth level 12pt

More information

Production Parametric Test - Challenges and Surprising Outcomes Running in a High Volume Manufacturing Environment

Production Parametric Test - Challenges and Surprising Outcomes Running in a High Volume Manufacturing Environment Production Parametric Test - Challenges and Surprising Outcomes Running in a High Volume Manufacturing Environment Karen Armendariz, Celadon Systems John Reynolds, Freescale Semiconductor Greg Tyrpak,

More information

Multi-site Probing for Wafer-Level Reliability

Multi-site Probing for Wafer-Level Reliability Multi-site Probing for Wafer-Level Reliability Louis Solis De Ancona 1 Sharad Prasad 2, David Pachura 2 1 Agilent Technologies 2 LSI Logic Corporation s Outline Introduction Multi-Site Probing Challenges

More information

Metrology and Probe Repair challenges with tighter pitch probe cards

Metrology and Probe Repair challenges with tighter pitch probe cards Anil Kaza Intel Corporation Metrology and Probe Repair challenges with tighter pitch probe cards June 6 to 9, 2010 San Diego, CA USA Overview Current trends with technology generation Intel PCM Work Flow

More information

Wire Bonding Solutions for Complex Memory Packages. John Foley Kulicke & Soffa Industries

Wire Bonding Solutions for Complex Memory Packages. John Foley Kulicke & Soffa Industries Wire Bonding Solutions for Complex Memory Packages John Foley Kulicke & Soffa Industries Growth in the Memory Market Segment DRAM Unit Shipment Forecast (M units) By Density 2014 2015 2016 2017 2018 2019

More information

An Advanced Wafer Probing Characterization Tool for Low CRes at High Current Dr.-Ing. Oliver Nagler Francesco Barbon, Dr.

An Advanced Wafer Probing Characterization Tool for Low CRes at High Current Dr.-Ing. Oliver Nagler Francesco Barbon, Dr. An Advanced Wafer Probing Characterization Tool for Low CRes at High Current Dr.-Ing. Francesco Barbon, Dr. Christian Degen Infineon Technologies AG, Germany Dep. of Test Technology & Innovation Overview

More information

MicraGEM-Si A flexible process platform for complex MEMS devices

MicraGEM-Si A flexible process platform for complex MEMS devices MicraGEM-Si A flexible process platform for complex MEMS devices By Dean Spicer, Jared Crawford, Collin Twanow, and Nick Wakefield Introduction MicraGEM-Si is a process platform for MEMS prototyping and

More information

Application Note. Pyramid Probe Cards

Application Note. Pyramid Probe Cards Application Note Pyramid Probe Cards Innovating Test Technologies Pyramid Probe Technology Benefits Design for Test Internal pads, bumps, and arrays High signal integrity Rf and DC on same probe card Small

More information

Scanning Acoustic Microscopy For Metrology of 3D Interconnect Bonded Wafers

Scanning Acoustic Microscopy For Metrology of 3D Interconnect Bonded Wafers Scanning Acoustic Microscopy For Metrology of 3D Interconnect Bonded Wafers Jim McKeon, Ph.D. - Sonix, Director of Technology Sriram Gopalan, Ph.D. - Sonix, Technology Engineer 8700 Morrissette Drive 8700

More information

3D profiler for contactless probe card inspection. Rob Marcelis

3D profiler for contactless probe card inspection. Rob Marcelis 3D profiler for contactless probe card inspection Rob Marcelis 1 Content Introduction Objectives Challenges Basics DOE Results Data transformation Advantages/disadvantages Summary conclusions Follow up

More information

Real Time Contact Resistance Measurement & Control. Tony Schmitz Erwin Barret

Real Time Contact Resistance Measurement & Control. Tony Schmitz Erwin Barret Real Time Contact Resistance Measurement & Control Tony Schmitz Erwin Barret Introduction Agenda Why is CRES control important? Objectives of Real Time Method Offline Method Limitations & Goals of Real

More information

3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA

3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA 3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA OUTLINE 3D Application Drivers and Roadmap 3D Stacked-IC Technology 3D System-on-Chip: Fine grain partitioning Conclusion

More information

There is a paradigm shift in semiconductor industry towards 2.5D and 3D integration of heterogeneous parts to build complex systems.

There is a paradigm shift in semiconductor industry towards 2.5D and 3D integration of heterogeneous parts to build complex systems. Direct Connection and Testing of TSV and Microbump Devices using NanoPierce Contactor for 3D-IC Integration There is a paradigm shift in semiconductor industry towards 2.5D and 3D integration of heterogeneous

More information

evue Digital Imaging System DATA SHEET FEATURES / BENEFITS

evue Digital Imaging System DATA SHEET FEATURES / BENEFITS evue Digital Imaging System DATA SHEET The evue digital imaging system is optimized for on-wafer test with Cascade Microtech s probe stations. The revolutionary multi-optical path, multi-camera design

More information

Reducing DRAM Latency at Low Cost by Exploiting Heterogeneity. Donghyuk Lee Carnegie Mellon University

Reducing DRAM Latency at Low Cost by Exploiting Heterogeneity. Donghyuk Lee Carnegie Mellon University Reducing DRAM Latency at Low Cost by Exploiting Heterogeneity Donghyuk Lee Carnegie Mellon University Problem: High DRAM Latency processor stalls: waiting for data main memory high latency Major bottleneck

More information

Probe Card Metrology. Challenges and Solutions. Jim Powell, Applications Engineer Rudolph Technologies

Probe Card Metrology. Challenges and Solutions. Jim Powell, Applications Engineer Rudolph Technologies Probe Card Metrology Challenges and Solutions Jim Powell, Applications Engineer Rudolph Technologies Agenda 1. Overview 2. Cost of Ownership 3. Probe Card Metrology 4. Top Challenges 5. Probe Card Circuit

More information

Lecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia

Lecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia Lecture 4a CMOS Fabrication, Layout and Simulation R. Saleh Dept. of ECE University of British Columbia res@ece.ubc.ca 1 Fabrication Fabrication is the process used to create devices and wires. Transistors

More information

Thermal Considerations in Package Stacking and Advanced Module Technology

Thermal Considerations in Package Stacking and Advanced Module Technology Thermal Considerations in Package Stacking and Advanced Module Technology Ulrich Hansen, Director of Marketing, Staktek February 16, 2006 Continued drive to increase sub-system density, functionality and

More information

Analysis of probe C.C.C. according to temperature and evaluation method Sanghun Shin, Seongyeon Wi, Yonggeon Shin, Wonha Jeon

Analysis of probe C.C.C. according to temperature and evaluation method Sanghun Shin, Seongyeon Wi, Yonggeon Shin, Wonha Jeon Analysis of probe C.C.C. according to temperature and evaluation method Sanghun Shin, Seongyeon Wi, Yonggeon Shin, Wonha Jeon Willtechnology Co., Ltd. Overview Background Evaluation method Evaluation results

More information

Cantilever Based Ultra Fine Pitch Probing

Cantilever Based Ultra Fine Pitch Probing Cantilever Based Ultra Fine Pitch Probing Christian Leth Petersen Peter Folmer Nielsen Dirch Petersen SouthWest Test Workshop San Diego, June 2004 1 About CAPRES Danish MEMS probe & interfacing venture

More information

Rolling Up Solutions of Wafer Probing Technologies Joey Wu

Rolling Up Solutions of Wafer Probing Technologies Joey Wu Rolling Up Solutions of Wafer Probing Technologies Joey Wu Manager, Global Marketing Drivers of Semiconductor Industry Source: Yole, 2016 Source: Yole, 2016 Source: Yole, 2016 Source: Yole, 2016 Form-factor

More information

Bringing 3D Integration to Packaging Mainstream

Bringing 3D Integration to Packaging Mainstream Bringing 3D Integration to Packaging Mainstream Enabling a Microelectronic World MEPTEC Nov 2012 Choon Lee Technology HQ, Amkor Highlighted TSV in Packaging TSMC reveals plan for 3DIC design based on silicon

More information

Cluster-based approach eases clock tree synthesis

Cluster-based approach eases clock tree synthesis Page 1 of 5 EE Times: Design News Cluster-based approach eases clock tree synthesis Udhaya Kumar (11/14/2005 9:00 AM EST) URL: http://www.eetimes.com/showarticle.jhtml?articleid=173601961 Clock network

More information

High and Low Temperature Wafer Probing Challenges

High and Low Temperature Wafer Probing Challenges High and Low Temperature Wafer Probing Challenges Presenters: Authors: Wei Liang Sio Emanuele Bertarelli Yah Ean Koh Overview Motivation Probing challenges at high/low temperatures Production probing issues

More information

An Introduction To Area Array Probing

An Introduction To Area Array Probing An Introduction To Area Array Probing Fred Taber IBM Corporation 1998 Southwest Test WorkShop 1 Topics: Introduction & Background Considerations & Experiences Q & A 2 Introduction & Background Vertical

More information

Advanced Flash Technology Status, Scaling Trends & Implications to Enterprise SSD Technology Enablement

Advanced Flash Technology Status, Scaling Trends & Implications to Enterprise SSD Technology Enablement Advanced Flash Technology Status, Scaling Trends & Implications to Enterprise SSD Technology Enablement Jung H. Yoon & Gary A. Tressler IBM Corporation Aug 21, 2012 Santa Clara, CA 1 Outline Si Technology

More information

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive 2018 BiTS Workshop Image: pilgrims49 / istock COPYRIGHT NOTICE The presentation(s)/poster(s) in this publication comprise the Proceedings

More information

Comparison & highlight on the last 3D TSV technologies trends Romain Fraux

Comparison & highlight on the last 3D TSV technologies trends Romain Fraux Comparison & highlight on the last 3D TSV technologies trends Romain Fraux Advanced Packaging & MEMS Project Manager European 3D Summit 18 20 January, 2016 Outline About System Plus Consulting 2015 3D

More information

Gigascale Integration Design Challenges & Opportunities. Shekhar Borkar Circuit Research, Intel Labs October 24, 2004

Gigascale Integration Design Challenges & Opportunities. Shekhar Borkar Circuit Research, Intel Labs October 24, 2004 Gigascale Integration Design Challenges & Opportunities Shekhar Borkar Circuit Research, Intel Labs October 24, 2004 Outline CMOS technology challenges Technology, circuit and μarchitecture solutions Integration

More information

CMP Model Application in RC and Timing Extraction Flow

CMP Model Application in RC and Timing Extraction Flow INVENTIVE CMP Model Application in RC and Timing Extraction Flow Hongmei Liao*, Li Song +, Nickhil Jakadtar +, Taber Smith + * Qualcomm Inc. San Diego, CA 92121 + Cadence Design Systems, Inc. San Jose,

More information

Industrial Example I Semiconductor Manufacturing Photolithography Can you tell me anything about this data!

Industrial Example I Semiconductor Manufacturing Photolithography Can you tell me anything about this data! Can you tell me anything about this data! 1 In Semiconductor Manufacturing the Photolithography process steps are very critical to ensure proper circuit and device performance. Without good CD (critical

More information

Wafer Probe card solutions

Wafer Probe card solutions Wafer Probe card solutions Innovative Solutions to Test Chips in the Semiconductor Industry Our long term experience in the electronic industry and our strong developing and process teams are inspired

More information

Non-contact Test at Advanced Process Nodes

Non-contact Test at Advanced Process Nodes Chris Sellathamby, J. Hintzke, B. Moore, S. Slupsky Scanimetrics Inc. Non-contact Test at Advanced Process Nodes June 8-11, 8 2008 San Diego, CA USA Overview Advanced CMOS nodes are a challenge for wafer

More information

Additional Slides for Lecture 17. EE 271 Lecture 17

Additional Slides for Lecture 17. EE 271 Lecture 17 Additional Slides for Lecture 17 Advantages/Disadvantages of Wire Bonding Pros Cost: cheapest packages use wire bonding Allows ready access to front side of die for probing Cons Relatively high inductance

More information

Best Engineering Practice to Extend the Free Air-Cooling Limit in Tablet Hand Held Devices AMD TFE 2011

Best Engineering Practice to Extend the Free Air-Cooling Limit in Tablet Hand Held Devices AMD TFE 2011 Best Engineering Practice to Extend the Free Air-Cooling Limit in Tablet Hand Held Devices AMD TFE 2011 Gamal Refai-Ahmed, Ph.D, AMD Fellow Guy Wagner, Director - Electronic Cooling Solutions William Maltz,

More information

Power Consumption in 65 nm FPGAs

Power Consumption in 65 nm FPGAs White Paper: Virtex-5 FPGAs R WP246 (v1.2) February 1, 2007 Power Consumption in 65 nm FPGAs By: Derek Curd With the introduction of the Virtex -5 family, Xilinx is once again leading the charge to deliver

More information

DOC. NO. FT02000-R011-E FULLY AUTOMATIC PROBER UF190/UF200 DEVICE CREATION GUIDE TOKYO SEIMITSU CO., LTD.

DOC. NO. FT02000-R011-E FULLY AUTOMATIC PROBER UF190/UF200 DEVICE CREATION GUIDE TOKYO SEIMITSU CO., LTD. DOC. NO. FT02000-R011-E0 8-09-99 FULLY AUTOMATIC PROBER UF190/UF200 DEVICE CREATION GUIDE TOKYO SEIMITSU CO., LTD. CONTENTS Chapter 1 Chapter 2 Chapter 3 Chapter 4 Chapter 5 Chapter 6 Setting Parameter

More information

AMD high pin count probing challenges on leading edge GPU: Technoprobe TPEG MEMS vs. Cobra

AMD high pin count probing challenges on leading edge GPU: Technoprobe TPEG MEMS vs. Cobra AMD high pin count probing challenges on leading edge GPU: Technoprobe TPEG MEMS vs. Cobra Foo Xin Reng AMD Raffaele Vallauri Technoprobe Claus Ploetz Advantest Outline Radeon R9 Series GPU : World s first

More information

Virtual Die Tryout of Miniature Stamping Parts

Virtual Die Tryout of Miniature Stamping Parts 4 th European LS-DYNA Users Conference Metal Forming III Virtual Die Tryout of Miniature Stamping Parts Authors: Ming-Chang Yang and Tien-Chi Tsai Correspondence: Ming-Chang Yang Metal Industries R&D Center

More information

WARPAGE MEASUREMENT OF PCB USING 3D PROFILOMETRY

WARPAGE MEASUREMENT OF PCB USING 3D PROFILOMETRY WARPAGE MEASUREMENT OF PCB USING 3D PROFILOMETRY Prepared by Craig Leising 6 Morgan, Ste156, Irvine CA 92618 P: 949.461.9292 F: 949.461.9232 nanovea.com Today's standard for tomorrow's materials. 2010

More information

Monday 3/10/14 3:30pm

Monday 3/10/14 3:30pm Monday 3/10/14 3:30pm DOING THE HEAVY LIFTING Within burn-in and test strategies the heavy lifting that falls to the technologies within test systems is this session's focus. The first paper outlines the

More information

When it comes to double-density Flash memory, some pairs are just better.

When it comes to double-density Flash memory, some pairs are just better. MirrorBit Flash When it comes to double-density Flash memory, some pairs are just better. AMD pairs high-performance with reliability in a single Flash memory cell, with revolutionary results. Introducing

More information

Wafer Probe card solutions

Wafer Probe card solutions Wafer Probe card solutions Innovative Solutions to Test Chips in the Semiconductor Industry Our long term experience in the electronic industry and our strong developing and process teams are inspired

More information

Leveraging Multiprobe Probe Card learnings to help Standardize and improve Parametric and WLR Testing

Leveraging Multiprobe Probe Card learnings to help Standardize and improve Parametric and WLR Testing Leveraging Multiprobe Probe Card learnings to help Standardize and improve Parametric and WLR Testing Company Logo Brandon Mair Dawn Copeland Teas Instruments Agenda Introduction Overview Similarities

More information

Announcements. Advanced Digital Integrated Circuits. No office hour next Monday. Lecture 2: Scaling Trends

Announcements. Advanced Digital Integrated Circuits. No office hour next Monday. Lecture 2: Scaling Trends EE4 - Spring 008 Advanced Digital Integrated Circuits Lecture : Scaling Trends Announcements No office hour next Monday Extra office hours Tuesday and Thursday -3pm CMOS Scaling Rules Voltage, V / α tox/α

More information

SURFACE BOUNDARY MEASUREMENT USING 3D PROFILOMETRY

SURFACE BOUNDARY MEASUREMENT USING 3D PROFILOMETRY SURFACE BOUNDARY MEASUREMENT USING 3D PROFILOMETRY Prepared by Craig Leising 6 Morgan, Ste156, Irvine CA 92618 P: 949.461.9292 F: 949.461.9232 nanovea.com Today's standard for tomorrow's materials. 2013

More information

Soft-hit Striker Plate - SSP. Chapter 5

Soft-hit Striker Plate - SSP. Chapter 5 oft-hit triker Plate - P Chapter 5 oft-hit triker Plates (P) have been engineered to address three of the major problems that face metal stampers: Excessive shock loads High noise levels Poor part quality

More information

envm in Automotive Modules MINATEC Workshop Grenoble, June 21, 2010 May Marco 28, 2009 OLIVO, ST Automotive Group

envm in Automotive Modules MINATEC Workshop Grenoble, June 21, 2010 May Marco 28, 2009 OLIVO, ST Automotive Group envm in Automotive Modules MINATEC Workshop Grenoble, June 21, 2010 May Marco 28, 2009 OLIVO, ST Automotive Group envm in automotive: Outline marketing requirements

More information

Probing solutions and inherent customization to enable advanced copper-based 3D integration schemes

Probing solutions and inherent customization to enable advanced copper-based 3D integration schemes Probing solutions and inherent customization to enable advanced copperbased 3D integration schemes Dongpill Yang, SEC Jungwoo Sung, SEC, Technoprobe Raffaele Vallauri, Technoprobe DongHun Lee, Technoprobe

More information

Photoresist with Ultrasonic Atomization Allows for High-Aspect-Ratio Photolithography under Atmospheric Conditions

Photoresist with Ultrasonic Atomization Allows for High-Aspect-Ratio Photolithography under Atmospheric Conditions Photoresist with Ultrasonic Atomization Allows for High-Aspect-Ratio Photolithography under Atmospheric Conditions 1 CONTRIBUTING AUTHORS Robb Engle, Vice President of Engineering, Sono-Tek Corporation

More information

AUTOFOCUS SENSORS & MICROSCOPY AUTOMATION IR LASER SCANNING CONFOCAL MICROSCOPE IRLC DEEP SEE. Now See Deeper than ever before

AUTOFOCUS SENSORS & MICROSCOPY AUTOMATION IR LASER SCANNING CONFOCAL MICROSCOPE IRLC DEEP SEE. Now See Deeper than ever before AUTOFOCUS SENSORS & MICROSCOPY AUTOMATION IR LASER SCANNING CONFOCAL MICROSCOPE IRLC DEEP SEE Now See Deeper than ever before Review and inspection of non visible subsurface defects Non visible and subsurface

More information

TSV Test. Marc Loranger Director of Test Technologies Nov 11 th 2009, Seoul Korea

TSV Test. Marc Loranger Director of Test Technologies Nov 11 th 2009, Seoul Korea TSV Test Marc Loranger Director of Test Technologies Nov 11 th 2009, Seoul Korea # Agenda TSV Test Issues Reliability and Burn-in High Frequency Test at Probe (HFTAP) TSV Probing Issues DFT Opportunities

More information

Accelerating Finite Element Analysis in MATLAB with Parallel Computing

Accelerating Finite Element Analysis in MATLAB with Parallel Computing MATLAB Digest Accelerating Finite Element Analysis in MATLAB with Parallel Computing By Vaishali Hosagrahara, Krishna Tamminana, and Gaurav Sharma The Finite Element Method is a powerful numerical technique

More information

Reduce Your System Power Consumption with Altera FPGAs Altera Corporation Public

Reduce Your System Power Consumption with Altera FPGAs Altera Corporation Public Reduce Your System Power Consumption with Altera FPGAs Agenda Benefits of lower power in systems Stratix III power technology Cyclone III power Quartus II power optimization and estimation tools Summary

More information

Addendum to Efficiently Enabling Conventional Block Sizes for Very Large Die-stacked DRAM Caches

Addendum to Efficiently Enabling Conventional Block Sizes for Very Large Die-stacked DRAM Caches Addendum to Efficiently Enabling Conventional Block Sizes for Very Large Die-stacked DRAM Caches Gabriel H. Loh Mark D. Hill AMD Research Department of Computer Sciences Advanced Micro Devices, Inc. gabe.loh@amd.com

More information

SURFACE TEXTURE EFFECT ON LUSTER OF ANODIZED ALUMINUM USING 3D PROFILOMETRY

SURFACE TEXTURE EFFECT ON LUSTER OF ANODIZED ALUMINUM USING 3D PROFILOMETRY SURFACE TEXTURE EFFECT ON LUSTER OF ANODIZED ALUMINUM USING 3D PROFILOMETRY Prepared by Duanjie Li, PhD 6 Morgan, Ste156, Irvine CA 92618 P: 949.461.9292 F: 949.461.9232 nanovea.com Today's standard for

More information

Challenges of Integration of Complex FHE Systems. Nancy Stoffel GE Global Research

Challenges of Integration of Complex FHE Systems. Nancy Stoffel GE Global Research Challenges of Integration of Complex FHE Systems Nancy Stoffel GE Global Research Products drive requirements to sub-systems, components and electronics GE PRODUCTS CTQs: SWaP, $$, operating environment,

More information

BRIDGING THE GLOBE WITH INNOVATIVE TECHNOLOGY

BRIDGING THE GLOBE WITH INNOVATIVE TECHNOLOGY BRIDGING THE GLOBE WITH INNOVATIVE TECHNOLOGY Semiconductor Link Processing & Ultra-Thin Semi Wafer Dicing Louis Vintro VP & General Manager, Semiconductor Products Division Semiconductor Link Processing

More information

WHICH SIDE ARE YOU ON? DOUBLE SIDED PROBING

WHICH SIDE ARE YOU ON? DOUBLE SIDED PROBING WHICH SIDE ARE YOU ON? DOUBLE SIDED PROBING Traditionally, devices with active regions on both sides of a wafer were limited to discrete devices. With advances in materials, functionality and packaging,

More information

Transforming 2D products into 3D. Aviv Ratzman

Transforming 2D products into 3D. Aviv Ratzman Transforming 2D products into 3D Aviv Ratzman Highcon s Vision To bridge the gap between design creativity and production capability with innovative digital technology that unleashes the power of paper

More information

Autonomous RF Measurement assistant

Autonomous RF Measurement assistant Autonomous RF Measurement assistant Gavin Fisher Applications Specialist Customer Application & Product Solutions Why is Device Modeling Critical DEVICE MODELING N+? IC Design IC Fabrication PDK Process

More information

Vdd Programmable and Variation Tolerant FPGA Circuits and Architectures

Vdd Programmable and Variation Tolerant FPGA Circuits and Architectures Vdd Programmable and Variation Tolerant FPGA Circuits and Architectures Prof. Lei He EE Department, UCLA LHE@ee.ucla.edu Partially supported by NSF. Pathway to Power Efficiency and Variation Tolerance

More information

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website : 9 rue Alfred Kastler - BP 10748-44307 Nantes Cedex 3 - France Phone : +33 (0) 240 180 916 - email : info@systemplus.fr - website : www.systemplus.fr August 2011 - Version 1 Written by: Sylvain HALLEREAU

More information

Joint Research with imec Belgium Targeting Measurement for 10-nm Generation

Joint Research with imec Belgium Targeting Measurement for 10-nm Generation 173 Corporations from around the world collaborate at imec on basic research into microelectronics and nanotechnology. Special Report Joint Research with imec Belgium Targeting Measurement for 10-nm Generation

More information

Ambios Technology Adds NEW FEATURES to its Bench Top Stylus Profilometers

Ambios Technology Adds NEW FEATURES to its Bench Top Stylus Profilometers Ambios Technology Adds NEW FEATURES to its Bench Top Stylus Profilometers Ambios Technology, Inc. is pleased to announce the addition of several high performance features to its XP Series Profilers. NEW

More information

300 mm semi-/fully-automated probe system

300 mm semi-/fully-automated probe system 300 mm semi-/fully-automated probe system DATA SHEET In device and process development, the right solution helps you handle test requirements that change from day to day. That s why Cascade Microtech developed

More information

Advanced IGBT tech is critical for next-gen energy systems Author: Anjum Jabeen, Taku Takaku, and Yasuyuki Kobayashi, Fuji Electric Date: 09/29/2016

Advanced IGBT tech is critical for next-gen energy systems Author: Anjum Jabeen, Taku Takaku, and Yasuyuki Kobayashi, Fuji Electric Date: 09/29/2016 Advanced IGBT tech is critical for next-gen energy systems Author: Anjum Jabeen, Taku Takaku, and Yasuyuki Kobayashi, Fuji Electric Date: 09/29/2016 7th-gen tech enhances current rating, power density,

More information

Near Term Solutions for 3D Memory Stacking (DRAM) Wael Zohni, Invensas Corporation

Near Term Solutions for 3D Memory Stacking (DRAM) Wael Zohni, Invensas Corporation Near Term Solutions for 3D Memory Stacking (DRAM) Wael Zohni, Invensas Corporation 1 Contents DRAM Packaging Paradigm Dual-Face-Down (DFD) Package DFD-based 4R 8GB RDIMM Invensas xfd Technology Platform

More information

NanoLens AFM and Bruker 3D Microscopes Integrated 1000X Inspection Combines for Maximum Metrology Value

NanoLens AFM and Bruker 3D Microscopes Integrated 1000X Inspection Combines for Maximum Metrology Value NanoLens AFM and Bruker 3D Microscopes Integrated 1000X Inspection Combines for Maximum Metrology Value Outline Introduction/Administrative Overview of Bruker 3D Optical Microscopes Software, Automation

More information

Power Considerations in High Performance FPGAs. Abu Eghan, Principal Engineer Xilinx Inc.

Power Considerations in High Performance FPGAs. Abu Eghan, Principal Engineer Xilinx Inc. Power Considerations in High Performance FPGAs Abu Eghan, Principal Engineer Xilinx Inc. Agenda Introduction Trends and opportunities The programmable factor 4 focus areas for power consideration Silicon

More information

Multi-terabyte Tape System (MTS/ATP) Advanced Tape Technology Development, NIST. Rich Jewett Imation Corporation

Multi-terabyte Tape System (MTS/ATP) Advanced Tape Technology Development, NIST. Rich Jewett Imation Corporation Multi-terabyte Tape System (MTS/ATP) Advanced Tape Technology Development, NIST Rich Jewett Imation Corporation There are several technological challenges the tape industry must address 1000 830 MB/s 12

More information

Introduction. Summary. Why computer architecture? Technology trends Cost issues

Introduction. Summary. Why computer architecture? Technology trends Cost issues Introduction 1 Summary Why computer architecture? Technology trends Cost issues 2 1 Computer architecture? Computer Architecture refers to the attributes of a system visible to a programmer (that have

More information

CHAPTER 4 DESIGN AND MODELING OF CANTILEVER BASED ELECTROSTATICALLY ACTUATED MICROGRIPPER WITH IMPROVED PERFORMANCE

CHAPTER 4 DESIGN AND MODELING OF CANTILEVER BASED ELECTROSTATICALLY ACTUATED MICROGRIPPER WITH IMPROVED PERFORMANCE 92 CHAPTER 4 DESIGN AND MODELING OF CANTILEVER BASED ELECTROSTATICALLY ACTUATED MICROGRIPPER WITH IMPROVED PERFORMANCE 4.1 INTRODUCTION Bio-manipulation techniques and tools including optical tweezers,

More information

Total Inspection Solutions Ensuring Known-Good 3DIC Package. Nevo Laron, Camtek USA, Santa Clara, CA

Total Inspection Solutions Ensuring Known-Good 3DIC Package. Nevo Laron, Camtek USA, Santa Clara, CA Total Inspection Solutions Ensuring Known-Good 3DIC Package Nevo Laron, Camtek USA, Santa Clara, CA Density Packaging Trends vs. Defect Costs Functionality Package Yield 3DIC yield statistics 101 1.00

More information

Stamp a Part Perfectly on the Very First Hit.

Stamp a Part Perfectly on the Very First Hit. Stamp a Part Perfectly on the Very First Hit. Using the right software tool it is possible. DYNAFORM allows you to accurately simulate the stamping of parts to predict formability issues, validate die

More information

ACCURACY, SPEED, RELIABILITY. Turnkey Production for: MEMS. Multi-Chip Modules. Semiconductor Packaging. Microwave Modules.

ACCURACY, SPEED, RELIABILITY. Turnkey Production for: MEMS. Multi-Chip Modules. Semiconductor Packaging. Microwave Modules. >> Turnkey Production for: MEMS Multi-Chip Modules Semiconductor Packaging Microwave Modules Flip Chip Photonics Packaging ACCURACY, SPEED, RELIABILITY ULTRA-PRECISION ASSEMBLY WORK CELL Turnkey production

More information

All Programmable: from Silicon to System

All Programmable: from Silicon to System All Programmable: from Silicon to System Ivo Bolsens, Senior Vice President & CTO Page 1 Moore s Law: The Technology Pipeline Page 2 Industry Debates Variability Page 3 Industry Debates on Cost Page 4

More information

SSD Technology and Application Trend. Samsung Semiconductor Inc. Tony Kim Oct. 2010

SSD Technology and Application Trend. Samsung Semiconductor Inc. Tony Kim Oct. 2010 SSD Technology and Application Trend Samsung Semiconductor Inc. Tony Kim Oct. 2010 Mainstream SSD, it s matter of time SSD Market will surge significantly when it comes to ~$100 price gap against HDD The

More information

Advances in Probe Card Analyzers

Advances in Probe Card Analyzers Providing Leading Edge Technology to Meet Your Future Requirements Advances in Probe Card Analyzers Test and Maintenance of Very High Pin Count Cards Rod Schwartz VP & Technical Director Integrated Technology

More information

Known-Good-Die (KGD) Wafer-Level Packaging (WLP) Inspection Tutorial

Known-Good-Die (KGD) Wafer-Level Packaging (WLP) Inspection Tutorial Known-Good-Die (KGD) Wafer-Level Packaging (WLP) Inspection Tutorial Approach to Inspection Wafer inspection process starts with detecting defects and ends with making a decision on what to do with both

More information

TEMPERATURE MANAGEMENT IN DATA CENTERS: WHY SOME (MIGHT) LIKE IT HOT

TEMPERATURE MANAGEMENT IN DATA CENTERS: WHY SOME (MIGHT) LIKE IT HOT TEMPERATURE MANAGEMENT IN DATA CENTERS: WHY SOME (MIGHT) LIKE IT HOT Nosayba El-Sayed, Ioan Stefanovici, George Amvrosiadis, Andy A. Hwang, Bianca Schroeder {nosayba, ioan, gamvrosi, hwang, bianca}@cs.toronto.edu

More information

Moore s s Law, 40 years and Counting

Moore s s Law, 40 years and Counting Moore s s Law, 40 years and Counting Future Directions of Silicon and Packaging Bill Holt General Manager Technology and Manufacturing Group Intel Corporation InterPACK 05 2005 Heat Transfer Conference

More information

Linear Elastic Fracture Mechanics (LEFM) Analysis of Flaws within Residual Stress Fields

Linear Elastic Fracture Mechanics (LEFM) Analysis of Flaws within Residual Stress Fields Linear Elastic Fracture Mechanics (LEFM) Analysis of Flaws within Residual Stress Fields David Woyak 1, Brian Baillargeon, Ramesh Marrey, and Randy Grishaber 2 1 Dassault Systemés SIMULIA Corporation &

More information