A HIGHLY-INTEGRATED WORKSTATION GRAPHICS SYSTEM DESIRED FUNCTIONALITY
|
|
|
- May Nicholson
- 5 years ago
- Views:
Transcription
1 イ A HIGHLY-INTEGRATED WORKSTATION GRAPHICS SYSTEM Hot Chips Symposium August 9, 1993 Larry J. Thayer Systems Technology Division Hewlett-Packard Company HEWLEn DESIRED FUNCTIONALITY o Fast 2D Graphical User Interface (GUI) o Digital video decompression support o Efficient 3D graphics rl3 HEWLEn セ
2 ヲMMb] gセr] M PROJECT STRATEGY o Cost/performance optimization through the use of system-level design (CPU hardware/graphics hardware trade-offs) o Performance optimization by pushing the limits of available technology o Cost optimization through the use ofa high level of integration SYSTEM BLOCK DIAGRAM -.. CPU Gill I/O Accelerator "'-'-----'Bus L J Frame Buffer Controller Video Timing,! エ Cursor/ RAMDAC lz[[[[[[[[[] ゥセ ]] セ ][[[[[[[[[p セ ]][[[w :++ 32 data bits l data bits Random port Senal port VRAMArray 1 or2 Mbits (8 bits/pixel) Artist Monitor セ セ
3 イ COST/PERFORMANCE OPTIMIZATION (CPU/Graphics Trade-otts) 1. Can the function be performed more efficiently in the CPU? 2. Is the CPU enhancement inexpensive? 3. Is there a significant p'erformance advantage by putting the function in the CPU? GUIFEATURES CPU (Hummingbird): o Fast memory -+ graphics path (block copy to I/O space) o Fast register -+ graphics path (pipelined I/O store) Qraphics (Artist): o Vector, rectangle, FB BitBlt, text, cursor HW obit/pixel FB access mode, VRAM block write o Boolean raster operations o Two look-up tables rl3 セ 4.1.3
4 セ DIGITAL VIDEO DECOMPRESSION FEATURES CPU (Hummingbird): o Special image processing instructions o Fast register --+ graphics path Qrgp.hics (Artist}: o Color space conversion hardware o Color compression into the frame buffer IMAGE DECOMPRESSION PIPELINE CPU Artist Chip p Compressed... Decom- Color Color + Space セ Image pression Compression + Conversion... Color Frame Buffer Decom- Display pression
5 イ COLOR COMPRESSION/ DECOMPRESSION QUALITY 24 planes 8 planes dithered 8 planes with Color Compression 3D GRAPHICS FEATURES CPU (Hummingbird): o Transformations, clipping (polygons and vectors) o Lighting, Z buffering, pixel color interpolation (polygons) Qrnphics (Artist): o Vector rasterizer hardware o Color compression into the frame buffer 4.1.5
6 MAXIMIZING PERFORMANCE o Fast hyper page mode: 37.5 nsec o Utilizing advanced VRAM features o Pixel block write speed: 850 MPixels/sec (constant-color) rr.w セ GRAPHICS SYSTEM PERFORMANCE Large rectangle fill (pixels/sec) Vectors/sec (10-pixel random) lox 10 rectangles/sec Text (6 X 13 characters/sec) FB Bit BLT (unaligned pixls) 850M 2.1 M 1.7 M 1M 47M rr.w セ
7 COLOR COMPRESSION/ DECOMPRESSION QUALITY 24 planes 8 planes dithered 8 planes with Color Compression 3D GRAPHICS FEATURES CPU (Hummingbird): o Transformations, clipping (polygons and vectors) o Lighting, Z buffering, pixel color interpolation (polygons).qraphics (Artist): o Vector rasterizer hardware o Color compression into the frame buffer 4.1.5
8 MAXIMIZING PERFORMANCE o Fast hyper page mode: 37.5 nsec o Utilizing advanced VRAM features o Pixel block write speed: 850 MPixels/sec (constant-color) rr.i HEWLETI セ GRAPHICS SYSTEM PERFORMANCE Large rectangle fill (pixels/sec) 850M Vectors/sec (10-pixel random) 2.1 M lox 10 rectangles/sec 1.7M Text (6 X 13 characters/sec) 1M FB Bit BLT (unaligned pix/s) 47M rr.i HEWLETI セ
9 ュ HIGH LEVELS OF INTEGRATION o Built-in DAC connects directly to a monitor o Built-in programmable PLL eliminates a crystal and allows flexibility to change resolutions o JTAG port and multiple internal signature generators o Mixed custom/standard cell design rl3l 1:1'''' ARTIST FACTS ュ Number oftransistors 525,000 Equivalent gates 313,000 (108,000 without RAM) Die size (Step size) 9.7 X 12.1 mm Package 208-pin metal OFp, or 240 MQFP with flat panel out Metal layers 3 (aluminum) Leff 0.61 (nfets) 0.66 (pfets) Frequency of operation MHz (GUI/RAM ctl) MHz (video control) Power 3.5 W (worst case) 4.1.7
10 ARTIST BLOCK DIAGRAM IIOBus n 32 b Its muxed add r/ data n RGB Analog Out I DACs I Bus Interface Input FIFO [gj GUI Accelerator Pixel I/O (vectors, rectangles, RAMs Data Path text, BLTs) IPLL I I I Test State Registers Color LUTsel! Color-Space Convertor Decomcursor ctl pression Pixel formatter DecompressIon, Tile Builder K'RAMctl Cursor, Read Ahead FIFO Video LUTsel VRAM Interface tゥュゥョセ RAM I VRAMRandomPort U U VRAM Serial Port ARTIST DIE PHOTOGRAPH セ セ
11 SUMMARY By using a system-level design approach and high levels of integration, a powerful yet inexpensive workstation graphics system has been built. This system accelerates 2D aui functions, digital image decompression, and 3D graphics. rl3 セ 4.1.9
Hummingbird: A Low-Cost Superscalar PA-RISC Processor
Hummingbird: A LowCost Superscalar PARISC Processor Stephen Undy HewlettPackard Hot Chips V Flin HEWLETT Presentation Outline Introduction Design Goals Processor Overview Cost Reduction Performance Scalability
Hot Chips Bringing Workstation Graphics Performance to a Desktop Near You. S3 Incorporated August 18-20, 1996
Hot Chips 1996 Bringing Workstation Graphics Performance to a Desktop Near You S3 Incorporated August 18-20, 1996 Agenda ViRGE/VX Marketing Slide! Overview of ViRGE/VX accelerator features 3D rendering
Real-Time Rendering (Echtzeitgraphik) Michael Wimmer
Real-Time Rendering (Echtzeitgraphik) Michael Wimmer wimmer@cg.tuwien.ac.at Walking down the graphics pipeline Application Geometry Rasterizer What for? Understanding the rendering pipeline is the key
0;L$+LJK3HUIRUPDQFH ;3URFHVVRU:LWK,QWHJUDWHG'*UDSKLFV
0;L$+LJK3HUIRUPDQFH ;3URFHVVRU:LWK,QWHJUDWHG'*UDSKLFV Rajeev Jayavant Cyrix Corporation A National Semiconductor Company 8/18/98 1 0;L$UFKLWHFWXUDO)HDWXUHV ¾ Next-generation Cayenne Core Dual-issue pipelined
Custom VLSI for the Compositing DAC of the Touchstone Multimedia Accelerator
Custom VLSI for the Compositing DAC of the Touchstone Multimedia Accelerator 1 Introduction Compositing DAC (C-DAC) One of five related ASIC Components Advanced Multimedia Architecture Hot Chips Code Name:
3-D Accelerator on Chip
3-D Accelerator on Chip Third Prize 3-D Accelerator on Chip Institution: Participants: Instructor: Donga & Pusan University Young-Hee Won, Jin-Sung Park, Woo-Sung Moon Sam-Hak Jin Design Introduction Recently,
The VISUALIZE fx family of graphics subsystems consists of three
An Overview of the VISUALIZE fx Graphics Accelerator Hardware Three graphics accelerator products with different levels of performance are based on varying combinations of five custom integrated circuits.
Computer Graphics. Chapter 1 (Related to Introduction to Computer Graphics Using Java 2D and 3D)
Computer Graphics Chapter 1 (Related to Introduction to Computer Graphics Using Java 2D and 3D) Introduction Applications of Computer Graphics: 1) Display of Information 2) Design 3) Simulation 4) User
Graphics Pipeline BitBLT/Vector Engine. Figure Graphics Pipeline Block Diagram
5.4 Graphics Pipeline The graphics pipeline of the GX1 processor contains a 2D graphics accelerator. This hardware accelerator has a Bit- BLT/vector engine which dramatically improves graphics performance
POWERVR MBX. Technology Overview
POWERVR MBX Technology Overview Copyright 2009, Imagination Technologies Ltd. All Rights Reserved. This publication contains proprietary information which is subject to change without notice and is supplied
Standard Graphics Pipeline
Graphics Architecture Software implementations of rendering are slow. OpenGL on Sparc workstations. Performance can be improved using sophisticated algorithms and faster machines. Real-time large-scale
The PA 7300LC Microprocessor: A Highly Integrated System on a Chip
The PA 7300LC Microprocessor: A Highly Integrated System on a Chip A collection of design objectives targeted for low-end systems and the legacy of an earlier microprocessor, which was designed for high-volume
The Need for Programmability
Visual Processing The next graphics revolution GPUs Graphics Processors have been engineered for extreme speed - Highly parallel pipelines exploits natural parallelism in pixel and vertex processing -
Introduction to Computer Graphics (CS602) Lecture No 03 Graphics Systems
Introduction to Computer Graphics (CS602) Lecture No 03 Graphics Systems 3.1 Raster-Scan Systems Interactive raster graphics systems typically employ several processing units. In addition to the CPU, a
Age nda. Intel PXA27x Processor Family: An Applications Processor for Phone and PDA applications
Intel PXA27x Processor Family: An Applications Processor for Phone and PDA applications N.C. Paver PhD Architect Intel Corporation Hot Chips 16 August 2004 Age nda Overview of the Intel PXA27X processor
A 50Mvertices/s Graphics Processor with Fixed-Point Programmable Vertex Shader for Mobile Applications
A 50Mvertices/s Graphics Processor with Fixed-Point Programmable Vertex Shader for Mobile Applications Ju-Ho Sohn, Jeong-Ho Woo, Min-Wuk Lee, Hye-Jung Kim, Ramchan Woo, Hoi-Jun Yoo Semiconductor System
Real-Time Buffer Compression. Michael Doggett Department of Computer Science Lund university
Real-Time Buffer Compression Michael Doggett Department of Computer Science Lund university Project 3D graphics project Demo, Game Implement 3D graphics algorithm(s) C++/OpenGL(Lab2)/iOS/android/3D engine
AT-501 Cortex-A5 System On Module Product Brief
AT-501 Cortex-A5 System On Module Product Brief 1. Scope The following document provides a brief description of the AT-501 System on Module (SOM) its features and ordering options. For more details please
ECE 571 Advanced Microprocessor-Based Design Lecture 18
ECE 571 Advanced Microprocessor-Based Design Lecture 18 Vince Weaver http://www.eece.maine.edu/ vweaver vincent.weaver@maine.edu 11 November 2014 Homework #4 comments Project/HW Reminder 1 Stuff from Last
As dierent shading methods and visibility calculations have diversied the. image generation, many dierent alternatives have come into existence for
Chapter 8 z-buffer, GOURAUD-SHADING WORKSTATIONS As dierent shading methods and visibility calculations have diversied the image generation, many dierent alternatives have come into existence for their
AGP Rev. A+ Graphics Card User s Manual
AGP-9710 Rev. A+ Graphics Card User s Manual 35380302 Copyright This publication contains information that is protected by copyright. No part of it may be reproduced in any form or by any means or used
ECE 571 Advanced Microprocessor-Based Design Lecture 20
ECE 571 Advanced Microprocessor-Based Design Lecture 20 Vince Weaver http://www.eece.maine.edu/~vweaver vincent.weaver@maine.edu 12 April 2016 Project/HW Reminder Homework #9 was posted 1 Raspberry Pi
Product Technical Brief S3C2416 May 2008
Product Technical Brief S3C2416 May 2008 Overview SAMSUNG's S3C2416 is a 32/16-bit RISC cost-effective, low power, high performance micro-processor solution for general applications including the GPS Navigation
CS 112 The Rendering Pipeline. Slide 1
CS 112 The Rendering Pipeline Slide 1 Rendering Pipeline n Input 3D Object/Scene Representation n Output An image of the input object/scene n Stages (for POLYGON pipeline) n Model view Transformation n
ECE 571 Advanced Microprocessor-Based Design Lecture 21
ECE 571 Advanced Microprocessor-Based Design Lecture 21 Vince Weaver http://www.eece.maine.edu/ vweaver vincent.weaver@maine.edu 9 April 2013 Project/HW Reminder Homework #4 comments Good job finding references,
Optimizing Games for ATI s IMAGEON Aaftab Munshi. 3D Architect ATI Research
Optimizing Games for ATI s IMAGEON 2300 Aaftab Munshi 3D Architect ATI Research A A 3D hardware solution enables publishers to extend brands to mobile devices while remaining close to original vision of
VTU QUESTION PAPER SOLUTION UNIT -1 INTRODUCTION
VTU QUESTION PAPER SOLUTION UNIT -1 INTRODUCTION 1. Briefly explain any two applications of computer graphics. (June 2012) 4M Ans: Applications of computer graphics are: Display Of Information Design Simulation
Real-Life Design Trade-Offs
Real-Life Design Trade-Offs (choices, optimizations, fine tuning) EDAN85: Lecture 3 Real-life restrictions Limited type and amount of resources Changing specifications Limited knowledge 2 Limited Resources
The Xilinx XC6200 chip, the software tools and the board development tools
The Xilinx XC6200 chip, the software tools and the board development tools What is an FPGA? Field Programmable Gate Array Fully programmable alternative to a customized chip Used to implement functions
Digital Blocks Semiconductor IP
Digital Blocks Semiconductor IP TFT Controller General Description The Digital Blocks TFT Controller IP Core interfaces a microprocessor and frame buffer memory via the AMBA 2.0 to a TFT panel. In an FPGA,
Drawing Fast The Graphics Pipeline
Drawing Fast The Graphics Pipeline CS559 Fall 2016 Lectures 10 & 11 October 10th & 12th, 2016 1. Put a 3D primitive in the World Modeling 2. Figure out what color it should be 3. Position relative to the
SA-1500: A 300 MHz RISC CPU with Attached Media Processor*
and Bridges Division SA-1500: A 300 MHz RISC CPU with Attached Media Processor* Prashant P. Gandhi, Ph.D. and Bridges Division Computing Enhancement Group Intel Corporation Santa Clara, CA 95052 Prashant.Gandhi@intel.com
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7.
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 1 Structure of a Graphics Adapter Video Memory Graphics
Checking the Status of a 10/100Base-T Network Connection
Your Power Macintosh G3 computer has been enhanced with one or more of the following options: m 10/100Base-T Ethernet card m Ultra Wide SCSI internal hard disk drive with PCI card m One or more additional
Artisan 0.18um Library
Artisan 0.18um Library 478 high-density standard cells Average cell density of 111K gates/sq.mm Multiple drive strengths Routable in 3, 4, 5 or more metal layers Comprehensive design tool support Process
Graphics Hardware and Display Devices
Graphics Hardware and Display Devices CSE328 Lectures Graphics/Visualization Hardware Many graphics/visualization algorithms can be implemented efficiently and inexpensively in hardware Facilitates interactive
Building scalable 3D applications. Ville Miettinen Hybrid Graphics
Building scalable 3D applications Ville Miettinen Hybrid Graphics What s going to happen... (1/2) Mass market: 3D apps will become a huge success on low-end and mid-tier cell phones Retro-gaming New game
Techniques for Mitigating Memory Latency Effects in the PA-8500 Processor. David Johnson Systems Technology Division Hewlett-Packard Company
Techniques for Mitigating Memory Latency Effects in the PA-8500 Processor David Johnson Systems Technology Division Hewlett-Packard Company Presentation Overview PA-8500 Overview uction Fetch Capabilities
From Vertices to Fragments: Rasterization. Reading Assignment: Chapter 7. Special memory where pixel colors are stored.
From Vertices to Fragments: Rasterization Reading Assignment: Chapter 7 Frame Buffer Special memory where pixel colors are stored. System Bus CPU Main Memory Graphics Card -- Graphics Processing Unit (GPU)
Module Introduction. Content 15 pages 2 questions. Learning Time 25 minutes
Purpose The intent of this module is to introduce you to the multimedia features and functions of the i.mx31. You will learn about the Imagination PowerVR MBX- Lite hardware core, graphics rendering, video
3D graphics, raster and colors CS312 Fall 2010
Computer Graphics 3D graphics, raster and colors CS312 Fall 2010 Shift in CG Application Markets 1989-2000 2000 1989 3D Graphics Object description 3D graphics model Visualization 2D projection that simulates
Windowing System on a 3D Pipeline. February 2005
Windowing System on a 3D Pipeline February 2005 Agenda 1.Overview of the 3D pipeline 2.NVIDIA software overview 3.Strengths and challenges with using the 3D pipeline GeForce 6800 220M Transistors April
Beyond One Core. Multi-Cores. Evolution in Frequency Has Stalled. Source: ISCA 2009 Keynote of Kathy Yelick
Beyond One Multi-s Evolution in Frequency Has Stalled Source: ISCA 2009 Keynote of Kathy Yelick 1 Multi-s Network or Bus Memory Private and/or shared caches Bus Network (on chip = NoC) Example: ARM Cortex
Main Execution File 3 Description 3 Parameter usage 3 INF file 3 Skip VideoTest 3 Recover VideoTest 3 LOG file 4 Check the item 4
Main Execution File 3 3 Parameter usage 3 3 Skip VideoTest 3 Recover VideoTest 3 4 Check the item 4 Testing Item 4 mactest and ncsitest (SOC Part Test) 4 videotest(soc Part Test) 5 5 5 5 5 traptest(soc
NIOS II Pixel Display
NIOS Pixel Display SDRAM 512Mb Clock Reset_bar CPU Onchip Memory External Memory Controller JTAG UART Pixel DMA Resampler Scaler Dual Port FIFO VGA Controller Timer System ID VGA Connector PLL 2 tj SDRAM
GFX_OVERLAY. 2D Graphics Overlay Module Rev Key Design Features. Block Diagram. General Description. Applications
Key Design Features Block Diagram Synthesizable, technology independent VHDL Core 2D bitmap overlays over real-time video 24-RGB pixels supported as standard - other formats (e.g. YCbCr 4:2:2) supported
AMD HD7750 PCIe ADD-IN BOARD. Datasheet (GFX-A3T2-01FST1)
AMD HD7750 PCIe ADD-IN BOARD Datasheet (GFX-A3T2-01FST1) CONTENTS 1. Feature... 3 2. Functional Overview... 4 2.1. Memory Interface... 4 2.2. Memory Aperture Size... 4 2.3. Avivo Display System... 5 2.4.
Last Time. Making correct concurrent programs. Maintaining invariants Avoiding deadlocks
Last Time Making correct concurrent programs Maintaining invariants Avoiding deadlocks Today Power management Hardware capabilities Software management strategies Power and Energy Review Energy is power
Enabling Intelligent Digital Power IC Solutions with Anti-Fuse-Based 1T-OTP
Enabling Intelligent Digital Power IC Solutions with Anti-Fuse-Based 1T-OTP Jim Lipman, Sidense David New, Powervation 1 THE NEED FOR POWER MANAGEMENT SOLUTIONS WITH OTP MEMORY As electronic systems gain
TAG Word 0 Word 1 Word 2 Word 3 0x0A0 D2 55 C7 C8 0x0A0 FC FA AC C7 0x0A0 A5 A6 FF 00
ELE 758 Final Examination 2000: Answers and solutions Number of hits = 15 Miss rate = 25 % Miss rate = [5 (misses) / 20 (total memory references)]* 100% = 25% Show the final content of cache using the
Graphics Systems and Models
Graphics Systems and Models 2 nd Week, 2007 Sun-Jeong Kim Five major elements Input device Processor Memory Frame buffer Output device Graphics System A Graphics System 2 Input Devices Most graphics systems
HP PA-8000 RISC CPU. A High Performance Out-of-Order Processor
The A High Performance Out-of-Order Processor Hot Chips VIII IEEE Computer Society Stanford University August 19, 1996 Hewlett-Packard Company Engineering Systems Lab - Fort Collins, CO - Cupertino, CA
Graphics Controller Core
Core - with 2D acceleration functionalities Product specification Prevas AB PO Box 4 (Legeringsgatan 18) SE-721 03 Västerås, Sweden Phone: Fax: Email: URL: Features +46 21 360 19 00 +46 21 360 19 29 johan.ohlsson@prevas.se
The Traditional Graphics Pipeline
Last Time? The Traditional Graphics Pipeline Participating Media Measuring BRDFs 3D Digitizing & Scattering BSSRDFs Monte Carlo Simulation Dipole Approximation Today Ray Casting / Tracing Advantages? Ray
Hewlett-Packard HDCS-2000 CMOS Image Sensor Circuit Analysis
October 13, 2006 Hewlett-Packard HDCS-2000 CMOS Image Sensor Circuit Analysis Table of Contents Introduction... Page 1 List of Figures... Page 3 Device Summary Sheet... Page 11 Top Level Diagram...Tab
A Bandwidth Effective Rendering Scheme for 3D Texture-based Volume Visualization on GPU
for 3D Texture-based Volume Visualization on GPU Won-Jong Lee, Tack-Don Han Media System Laboratory (http://msl.yonsei.ac.k) Dept. of Computer Science, Yonsei University, Seoul, Korea Contents Background
SMCSlite and DS-Link Macrocell Development
and DS-Link Macrocell Development Microelectronics Final Presentation Days, ESTEC, 6-7 March 2001 Anja Christen Tim Pike Paul Rastetter Astrium GmbH, D-81663 Ottobrunn Tel. ++49-89-60720267, Fax ++49-89-60721302
Optimizing DirectX Graphics. Richard Huddy European Developer Relations Manager
Optimizing DirectX Graphics Richard Huddy European Developer Relations Manager Some early observations Bear in mind that graphics performance problems are both commoner and rarer than you d think The most
The SpaceWire RTC: Remote Terminal Controller
SpaceWire-SnP Working Group ESTEC, Sept 15 th, 2004 The : Remote Terminal Controller Data Systems Division luca.tunesi@esa.int ESTEC, Sept 15 th, 2004 slide: 1 Background: the OPDPS Low/Med. Speed Bus:CAN
4. SOPC Builder Components
4. SOPC Builder Components VGA Core for Altera DE2/DE1 Boards QII544-6.. Introduction 1 Core Overview This chapter describes in detail what an SOPC Builder component is. SOPC Builder components are individual
The mobile computing evolution. The Griffin architecture. Memory enhancements. Power management. Thermal management
Next-Generation Mobile Computing: Balancing Performance and Power Efficiency HOT CHIPS 19 Jonathan Owen, AMD Agenda The mobile computing evolution The Griffin architecture Memory enhancements Power management
Addressing the Memory Wall
Lecture 26: Addressing the Memory Wall Parallel Computer Architecture and Programming CMU 15-418/15-618, Spring 2015 Tunes Cage the Elephant Back Against the Wall (Cage the Elephant) This song is for the
Rastergraf. GarnetPMC. Conduction-Cooled (CCPMC) High Resolution Single or Dual Channel Graphics with Video/Hi-Res Input
Rastergraf PMC Conduction-Cooled (CCPMC) High Resolution Single or Dual with /Hi-Res Input Features Conduction-cooled equivalent to TopazPMC 128-bit graphics accelerator 16 MB display memory Supports one
EECS150 - Digital Design Lecture 12 - Video Interfacing. MIPS150 Video Subsystem
EECS15 - Digital Design Lecture 12 - Video Interfacing Feb 28, 213 John Wawrzynek Spring 213 EECS15 - Lec12-video Page 1 MIPS15 Video Subsystem Gives software ability to display information on screen.
EECS150 - Digital Design Lecture 15 - Video
EECS150 - Digital Design Lecture 15 - Video March 6, 2011 John Wawrzynek Spring 2012 EECS150 - Lec15-video Page 1 MIPS150 Video Subsystem Gives software ability to display information on screen. Equivalent
Falanx Microsystems. Company Overview
Image Quality no compromise Company Falanx Overview Microsystems Company Overview Design and license silicon graphics IP cores targeted at mobile phones and system-on-chip Core Competencies Computer Graphics
Research Challenges for FPGAs
Research Challenges for FPGAs Vaughn Betz CAD Scalability Recent FPGA Capacity Growth Logic Eleme ents (Thousands) 400 350 300 250 200 150 100 50 0 MCNC Benchmarks 250 nm FLEX 10KE Logic: 34X Memory Bits:
Case 1:17-cv SLR Document 1-3 Filed 01/23/17 Page 1 of 33 PageID #: 60 EXHIBIT C
Case 1:17-cv-00064-SLR Document 1-3 Filed 01/23/17 Page 1 of 33 PageID #: 60 EXHIBIT C Case 1:17-cv-00064-SLR Document 1-3 Filed 01/23/17 Page 2 of 33 PageID #: 61 U.S. Patent No. 7,633,506 VIZIO / Sigma
Development of Computer Graphics
1951 Whirlwind, Jay Forrester (MIT) CRT displays mid 1950s SAGE air defense system command & control CRT, light pens late 1950s Computer Art, James Whitney Sr. Visual Feedback loops 1962 Sketchpad, Ivan
Drawing Fast The Graphics Pipeline
Drawing Fast The Graphics Pipeline CS559 Spring 2016 Lecture 10 February 25, 2016 1. Put a 3D primitive in the World Modeling Get triangles 2. Figure out what color it should be Do ligh/ng 3. Position
Drawing Fast The Graphics Pipeline
Drawing Fast The Graphics Pipeline CS559 Fall 2015 Lecture 9 October 1, 2015 What I was going to say last time How are the ideas we ve learned about implemented in hardware so they are fast. Important:
AMD E M PCIEx16 GFX-AE6460F16-5C
AMD E6460 512M PCIEx16 GFX-AE6460F16-5C MPN numbers: 1A1-E000141ADP Embedded PCIe Graphics 1 x DL DVI-D, 1 x HDMI, 1 x VGA CONTENTS 1. Feature... 3 2. Functional Overview... 4 2.1. Memory Interface...
S1C33E07 CMOS 32-bit Application Specific Controller
CMOS 32-bit Application Specific Controller DESCRIPTIONS 32-bit RISC CPU-Core Optimized for SoC (EPSON S1C33 PE) Built-in 8KB RAM SDRAM Controller with Burst Control Generic DMA Controller (HSDMA/IDMA)
HotChips An innovative HD video and digital image processor for low-cost digital entertainment products. Deepu Talla.
HotChips 2007 An innovative HD video and digital image processor for low-cost digital entertainment products Deepu Talla Texas Instruments 1 Salient features of the SoC HD video encode and decode using
ice40 UltraPlus Display Frame Buffer User Guide
FPGA-UG-02009 Version 1.1 March 2017 Contents 1. Introduction... 3 1.1. Clock Generator Module... 3 1.2. Main Control Module... 3 1.3. SPRAM Module... 4 1.4. Decompress Module... 4 1.5. 8BIT2RGB Module...
Direct Rendering of Trimmed NURBS Surfaces
Direct Rendering of Trimmed NURBS Surfaces Hardware Graphics Pipeline 2/ 81 Hardware Graphics Pipeline GPU Video Memory CPU Vertex Processor Raster Unit Fragment Processor Render Target Screen Extended
CS451Real-time Rendering Pipeline
1 CS451Real-time Rendering Pipeline JYH-MING LIEN DEPARTMENT OF COMPUTER SCIENCE GEORGE MASON UNIVERSITY Based on Tomas Akenine-Möller s lecture note You say that you render a 3D 2 scene, but what does
TKT-2431 SoC design. Introduction to exercises. SoC design / September 10
TKT-2431 SoC design Introduction to exercises Assistants: Exercises and the project work Juha Arvio juha.arvio@tut.fi, Otto Esko otto.esko@tut.fi In the project work, a simplified H.263 video encoder is
High-Performance 32-bit
High-Performance 32-bit Microcontroller with Built-in 11-Channel Serial Interface and Two High-Speed A/D Converter Units A 32-bit microcontroller optimal for digital home appliances that integrates various
MB86290 Series Graphics Driver V02 User's Manual Rev. 3.1 Lime
MB86290 Series Graphics Driver V02 User's Manual Rev. 3.1 Lime FUJITSU LIMITED Copyright FUJITSU LIMITED 1999-2006 ALL RIGHTS RESERVED 1. The contents of this document are subject to change without notice.
The Traditional Graphics Pipeline
Last Time? The Traditional Graphics Pipeline Reading for Today A Practical Model for Subsurface Light Transport, Jensen, Marschner, Levoy, & Hanrahan, SIGGRAPH 2001 Participating Media Measuring BRDFs
Parallel Processing on a Transputer-based Graphics Board
13 Parallel Processing on a Transputer-based Graphics Board Joijo Pereira, Francisco Reis, Carlos Vinagre, and Mario R. Gomes Th.s paper discusses the design of a graphics board with parallel architecture
AMD HD7750 2GB PCIEx16
AMD HD7750 2GB PCIEx16 ADVANTECH MODEL: GFX-AH7750L16-5J MPN number: 1A1-E000130ADP Performance PCIe Graphics 4 x Mini DP CONTENTS 1. Specification... 3 2. Functional Overview... 4 2.1. Memory Interface...
SEIKO EPSON CORPORATION
CMOS 16-bit Application Specific Controller 16-bit RISC CPU Core S1C17 (Max. 33 MHz operation) 128K-Byte Flash ROM 16K-Byte RAM (IVRAM are shared by CPU and LCDC) DSP function (Multiply, Multiply and Accumulation,
1 Copyright 2013 Oracle and/or its affiliates. All rights reserved.
1 Copyright 2013 Oracle and/or its affiliates. All rights reserved. Bixby: the Scalability and Coherence Directory ASIC in Oracle's Highly Scalable Enterprise Systems Thomas Wicki and Jürgen Schulz Senior
Memory System Design. Outline
Memory System Design Chapter 16 S. Dandamudi Outline Introduction A simple memory block Memory design with D flip flops Problems with the design Techniques to connect to a bus Using multiplexers Using
SRM INSTITUTE OF SCIENCE AND TECHNOLOGY
SRM INSTITUTE OF SCIENCE AND TECHNOLOGY DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK SUB.NAME: COMPUTER GRAPHICS SUB.CODE: IT307 CLASS : III/IT UNIT-1 2-marks 1. What is the various applications
Silicon Motion s Graphics Display SoCs
WHITE PAPER Silicon Motion s Graphics Display SoCs Enable 4K High Definition and Low Power Power and bandwidth: the twin challenges of implementing a solution for bridging any computer to any high-definition
Military Grade SmartFusion Customizable System-on-Chip (csoc)
Military Grade SmartFusion Customizable System-on-Chip (csoc) Product Benefits 100% Military Temperature Tested and Qualified from 55 C to 125 C Not Susceptible to Neutron-Induced Configuration Loss Microcontroller
Announcement IBM United States October 4, 1994
Hardware Announcement IBM United States October 4, 1994 IBM Ultimedia Video I/O, Audio Select, and The new generation Ultimedia Video I/O adapter f RISC System/6000 systems offers significantly enhanced
Checking the Status of a 10/100Base-T Network Connection
Congratulations on purchasing your Macintosh computer. Since you chose the components of your computer, parts of it may differ from what s described in the manual that came with it. This update addresses
The F-Buffer: A Rasterization-Order FIFO Buffer for Multi-Pass Rendering. Bill Mark and Kekoa Proudfoot. Stanford University
The F-Buffer: A Rasterization-Order FIFO Buffer for Multi-Pass Rendering Bill Mark and Kekoa Proudfoot Stanford University http://graphics.stanford.edu/projects/shading/ Motivation for this work Two goals
Copyright 2016 Xilinx
Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building
TABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2
TABLE OF CONTENTS 1.0 PURPOSE... 1 2.0 INTRODUCTION... 1 3.0 ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2 3.1 PRODUCT DEFINITION PHASE... 3 3.2 CHIP ARCHITECTURE PHASE... 4 3.3 MODULE AND FULL IC DESIGN PHASE...
Rastergraf. TopazPMC High Resolution Single or Dual Channel Graphics with Video/Hi-Res Input. Rastergraf - graphics boards for VME and PMC.
Rastergraf TopazPMC High Resolution Single or Dual Channel with /Hi-Res Input Features 28-bit graphics accelerator 6 MB display memory Supports one display at up to 600 x 200 x 6 bpp or two displays at
E.Order of Operations
Appendix E E.Order of Operations This book describes all the performed between initial specification of vertices and final writing of fragments into the framebuffer. The chapters of this book are arranged
Figure 2.1 The Altera UP 3 board.
Figure 2.1 The Altera UP 3 board. USB Port PS-2 Port USB PHY Chip Heat Sink Parallel Port B B VGA Port I2C PROM Chip... JP19 Headers for I2C Bus Signals J3 Mounting Hole Santa Cruz Expansion Long Connector
Hardware-driven Visibility Culling Jeong Hyun Kim
Hardware-driven Visibility Culling Jeong Hyun Kim KAIST (Korea Advanced Institute of Science and Technology) Contents Introduction Background Clipping Culling Z-max (Z-min) Filter Programmable culling
User Guide. NVIDIA Quadro FX 4700 X2 BY PNY Technologies Part No. VCQFX4700X2-PCIE-PB
NVIDIA Quadro FX 4700 X2 BY PNY Technologies Part No. VCQFX4700X2-PCIE-PB User Guide PNY Technologies, Inc. 299 Webro Rd. Parsippany, NJ 07054-0218 Tel: 408.567.5500 Fax: 408.855.0680 Features and specifications
What Next? Kevin Walsh CS 3410, Spring 2010 Computer Science Cornell University. * slides thanks to Kavita Bala & many others
What Next? Kevin Walsh CS 3410, Spring 2010 Computer Science Cornell University * slides thanks to Kavita Bala & many others Final Project Demo Sign-Up: Will be posted outside my office after lecture today.