Motivation to Teach Network Hardware
|
|
|
- Tabitha Foster
- 5 years ago
- Views:
Transcription
1 NetFPGA: An Open Platform for Gigabit-rate Network Switching and Routing John W. Lockwood, Nick McKeown Greg Watson, Glen Gibb, Paul Hartke, Jad Naous, Ramanan Raghuraman, and Jianying Luo STANFORD UNIVERSITY Disclaimer: Any opinions, findings, conclusions, or recommendations expressed in this material are those of the authors) and do not necessarily represent the views of the National Science Foundation or of the other sponsors supporting this project. NetFPGA 1 S T A N F O R D U N I V E R S I T Y Motivation to Teach Network Hardware Research and Education Students Today Build network systems mostly with software Students Tomorrow Can quickly learn to also build system components in hardware Interesting Topics for Networking Hardware Switching and Routing Gigabit-rate networking Network Security Intrusion Detection and Prevention Systems (IDS, IPS) New Protocols Wire-speed Content Routing and Clean-slate designs NetFPGA 2 S T A N F O R D U N I V E R S I T Y
2 Intrenet Routing & Switching Network Servers running and web services Network of NetFPGA Routers Internet Gateway Gigabit Ethernet Links Clusters of PCs and Workstations accessing servers and running Peer-to-Peer applications NetFPGA 3 S T A N F O R D U N I V E R S I T Y Networking Hardware Education CS344 Stanford Build an Internet router in 8 weeks Hardware forwards packets Software implements pw-ospf CSE565, CSE566 WU Accelerate Networking algorithms in hardware TCP/IP Flow processing Build a Reconfigurable Networking System-on- Chip Intrusion Detection and Prevension Systems NetFPGA 4 S T A N F O R D U N I V E R S I T Y
3 cs344: Build an Internet Router in 8 weeks Stanford class offered Spring 03, 05, 07 Laboratory utilizes NetFPGA hardware Organized as student teams working on projects One hardware developer + one-two software developers Results Students start with baseline Two port learning Ethernet switch pw-ospf software Students build Four-port Gigabit-speed Internet Router Hardware performs MAC address learning & IP forwarding Software performs OSPF distributed routing NetFPGA 5 S T A N F O R D U N I V E R S I T Y NetFPGA Platform Function : 4 Gigabit Ethernet ports Fully programmable Entire datapath in FPGA Low cost Widely deployable platform Open-source FPGA hardware Routing hardware base in Verilog Embedded Software Host PC, Embedded PowerPC, and/or Soft-core LEON or Microblaze NetFPGA 6 S T A N F O R D U N I V E R S I T Y
4 NetFPGA Block Diagram Four Gigabit Ethernet Interfaces NetFPGA platform FPGA w/provided infrastructure 1 PHY 1 PHY 1 PHY 1 PHY Host computer MAC MAC MAC MAC FIFO packet buffers Virtex II-Pro FPGA with userdefined logic Control, PCI Interface 18Mb SRAM 64MB DDR2 SDRAM 18Mb SRAM 3 Gb SATA Linux OS - NetFPGA Kernel driver User-defined software networking applications Board-Board Interconnect NetFPGA 7 S T A N F O R D U N I V E R S I T Y Details of the NetFPGA (ver 2.1) Fits into Standard PCI Host Interface Provides 4 Gigabit Ethernet Interfaces Enables hardware-accelerated processing of content using Field Programmable Gate Array (FPGA) logic & attached memory Virtex-2 Pro FPGA 4MB ZBT SRAM 64MB DDR2 DRAM NetFPGA 8 S T A N F O R D U N I V E R S I T Y
5 NetFPGA Reference Developement System Chassis Open-window case Thermal sensor on FPGA NetFPGA Standard PCI Interface Four Gigabit Ethernet Ports Host NIC (optional) Two Gigabit Host Ports PCI-Express bus Processor Dual-Core Athlon-64 2 Gigabyes DRAM Operating System Linux CentOS 4.4 (or Fedore Core, RedHat.. ) NetFPGA 9 S T A N F O R D U N I V E R S I T Y Internet2 Machines - Tested fine with the NetFPGA NetFPGA properly recognized in PCI-X slot Thanks: Brian Cashman for providing machine Dell 2950 with PCI-X and PCI-Express Slots NetFPGA 10 S T A N F O R D U N I V E R S I T Y
6 Hardware and Software View of System CAD Tools Monitor Software User Space Linux Kernel Traffic Generator Packet Forwarding Table PCI PCI-e VI VI VI VI NetFPGA Router Hardware NIC NetFPGA 11 S T A N F O R D U N I V E R S I T Y Demo Streaming Video through the NetFPGA Video server NetFPGA Router Apache Web server Video client Windows Media Player Linux mplayer Video traffic MPEG2 HDTV (35 Mbps) MPEG2 TV (9 Mbps) DVI (3 Mbps) WMF (1.7 Mbps) NetFPGA 12 S T A N F O R D U N I V E R S I T Y
7 Demo NetFPGA Router Config for SIGMETRICS Video Server HD Display NetFPGA 13 S T A N F O R D U N I V E R S I T Y NetFPGA Lab Setup Traffic Generator CPU x2 Monitor Software CAD Tools PCI-e PCI NIC Net-FPGA Internet Router Hardware (eth1.. 2) (nf2c0.. 3) Traffic Generator CPU x2 Monitor Software CAD Tools Traffic Generator CPU x2 Monitor Software CAD Tools PCI-e PCI PCI-e PCI NIC Net-FPGA Internet Router Hardware NIC Net-FPGA Internet Router Hardware Video Client Video Client NetFPGA 14 S T A N F O R D U N I V E R S I T Y
8 Explore Router Architecture with GUI GUI Configuration Router Quickstart configuration Reference details simple modular pipeline NetFPGA 15 S T A N F O R D U N I V E R S I T Y Project Homepage: NetFPGA 16 S T A N F O R D U N I V E R S I T Y
9 Request Hardware: NetFPGA 17 S T A N F O R D U N I V E R S I T Y Upcoming NetFPGA Tutorials SIGMetrics : Half-day Tutorial June 12, 2007 San Diego, California 2 Hot Interconnects : Full-day Tutorial August 24, 2007 Stanford, California NetFPGA Homepage NetFPGA 18 S T A N F O R D U N I V E R S I T Y
NetFPGA Update at GEC4
NetFPGA Update at GEC4 http://netfpga.org/ NSF GENI Engineering Conference 4 (GEC4) March 31, 2009 John W. Lockwood http://stanford.edu/~jwlockwd/ jwlockwd@stanford.edu NSF GEC4 1 March 2009 What is the
NetFPGA : An Open-Source Hardware Platform for Network Research and Teaching. Nick McKeown, John W. Lockwood, Jad Naous, Glen Gibb
NetFPGA : An Open-Source Hardware Platform for Network Research and Teaching Nick McKeown, John W. Lockwood, Jad Naous, Glen Gibb S T A N F O R D U N I V E R S I T Y http://netfpga.org SIGMETRICS Tutorial
NetFPGA Hardware Architecture
NetFPGA Hardware Architecture Jeffrey Shafer Some slides adapted from Stanford NetFPGA tutorials NetFPGA http://netfpga.org 2 NetFPGA Components Virtex-II Pro 5 FPGA 53,136 logic cells 4,176 Kbit block
Experimental Evaluation of Passive Optical Network Based Data Centre Architecture
Experimental Evaluation of Passive Optical Network Based Data Centre Architecture Azza E. A. Eltraify, Mohamed O. I. Musa, Ahmed Al-Quzweeni and Jaafar M.H. Elmirghani School of Electronic and Electrical
Experience with the NetFPGA Program
Experience with the NetFPGA Program John W. Lockwood Algo-Logic Systems Algo-Logic.com With input from the Stanford University NetFPGA Group & Xilinx XUP Program Sunday, February 21, 2010 FPGA-2010 Pre-Conference
NetFPGA Tutorial Tsinghua University Day 2
NetFPGA Tutorial Tsinghua University Day 2 Presented by: James Hongyi Zeng (Stanford University) Joshua Lu (Xilinx China) Beijing, China May 15-16, 2010 http://netfpga.org NetFPGA Tsinghua Tutorial May
RiceNIC. A Reconfigurable Network Interface for Experimental Research and Education. Jeffrey Shafer Scott Rixner
RiceNIC A Reconfigurable Network Interface for Experimental Research and Education Jeffrey Shafer Scott Rixner Introduction Networking is critical to modern computer systems Role of the network interface
NetFPGA Workshop Day 1
NetFPGA Workshop Day 1 Presented by: Jad Naous (Stanford University) Andrew W. Moore (Cambridge University) Hosted by: Manolis Katevenis at FORTH, Crete September 15-16, 2010 http://netfpga.org Crete Tutorial
CS344 - Build an Internet Router. Nick McKeown, Steve Ibanez (TF)
CS344 - Build an Internet Router Nick McKeown, Steve Ibanez (TF) Generic Packet Switch Data H Lookup Address Update Header Queue Packet Destination Address Egress link Forwarding Table Buffer Memory CS344,
Design principles in parser design
Design principles in parser design Glen Gibb Dept. of Electrical Engineering Advisor: Prof. Nick McKeown Header parsing? 2 Header parsing? Identify headers & extract fields A???? B???? C?? Field Field
RiceNIC. Prototyping Network Interfaces. Jeffrey Shafer Scott Rixner
RiceNIC Prototyping Network Interfaces Jeffrey Shafer Scott Rixner RiceNIC Overview Gigabit Ethernet Network Interface Card RiceNIC - Prototyping Network Interfaces 2 RiceNIC Overview Reconfigurable and
5051 & 5052 PCIe Card Overview
5051 & 5052 PCIe Card Overview About New Wave New Wave DV provides high performance network interface cards, system level products, FPGA IP cores, and custom engineering for: High-bandwidth low-latency
Day 2: NetFPGA Cambridge Workshop Module Development and Testing
Day 2: NetFPGA Cambridge Workshop Module Development and Testing Presented by: Andrew W. Moore and David Miller (University of Cambridge) Martin Žádník (Brno University of Technology) Cambridge UK September
FreeBSD support for Stanford NetFPGA. Wojciech A. Koszek
FreeBSD support for Stanford NetFPGA Wojciech A. Koszek wkoszek@freebsd.org 2009.09.17 Work was done as a part of the internship at: Helsinki Institute of Information Technology Ericsson
Getting started with Digilent NetFPGA SUME, a Xilinx Virtex 7 FPGA board for high performance computing and networking systems
Getting started with Digilent NetFPGA SUME, a Xilinx Virtex 7 FPGA board for high performance computing and networking systems Introduction The NetFPGA project is a group to develop open source hardware
Prototyping Fast, Simple, Secure Switches for Ethane
Prototyping Fast, Simple, Secure Switches for Ethane Jianying Luo, Justin Pettit, Martin Casado, John Lockwood, Nick McKeown (jyluo,jpettit,casado,jwlockwd,nickm)@stanford.edu Abstract We recently proposed
Full Linux on FPGA. Sven Gregori
Full Linux on FPGA Sven Gregori Enclustra GmbH FPGA Design Center Founded in 2004 7 engineers Located in the Technopark of Zurich FPGA-Vendor independent Covering all topics
S2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
A flexible router for on-fly dynamic packet management in NetFPGA platform
A flexible router for on-fly dynamic packet management in NetFPGA platform Alfio Lombardo, Carla Panarello, Diego Reforgiato, Enrico Santagati and Giovanni Schembra Department of Electrical, Electronic,
PowerPC on NetFPGA CSE 237B. Erik Rubow
PowerPC on NetFPGA CSE 237B Erik Rubow NetFPGA PCI card + FPGA + 4 GbE ports FPGA (Virtex II Pro) has 2 PowerPC hard cores Untapped resource within NetFPGA community Goals Evaluate performance of on chip
GRVI Phalanx. A Massively Parallel RISC-V FPGA Accelerator Accelerator. Jan Gray
GRVI Phalanx A Massively Parallel RISC-V FPGA Accelerator Accelerator Jan Gray jan@fpga.org Introduction FPGA accelerators are hot MSR Catapult. Intel += Altera. OpenPOWER + Xilinx FPGAs as computers Massively
CSP PROJECT VIRTUAL FPGA. Working with Microblaze on Alpha Data board
CSP PROJECT VIRTUAL FPGA Working with Microblaze on Alpha Data board Tarundeep Singh 2008CS10195 Yogesh Kumar 2008CS10197 Sandeep Kr Bindal Ankit Kr Jain Anuj Chauhan 2008CS50536 2008CS10157 2008CS10162
VXS-610 Dual FPGA and PowerPC VXS Multiprocessor
VXS-610 Dual FPGA and PowerPC VXS Multiprocessor Two Xilinx Virtex -5 FPGAs for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications
International Journal of Engineering Trends and Technology (IJETT) Volume 6 Number 3- Dec 2013
High Speed Design of Ethernet MAC * Bolleddu Alekya 1 P. Bala Nagu 2 1 PG Student (M. Tech), Dept. of ECE, Chirala Engineering College, Chirala, A.P, India. 2 Associate Professor, Dept. of ECE, Chirala
6.9. Communicating to the Outside World: Cluster Networking
6.9 Communicating to the Outside World: Cluster Networking This online section describes the networking hardware and software used to connect the nodes of cluster together. As there are whole books and
EECS150 - Digital Design Lecture 15 - Project Description, Part 5
EECS150 - Digital Design Lecture 15 - Project Description, Part 5 March 8, 2011 John Wawrzynek Spring 2011 EECS150 - Lec15-proj5 Page 1 Announcements Exam in lab tomorrow evening 6pm. Spring 2011 EECS150
High Speed Data Transfer Using FPGA
High Speed Data Transfer Using FPGA Anjali S S, Rejani Krishna P, Aparna Devi P S M.Tech Student, VLSI & Embedded Systems, Department of Electronics, Govt. Model Engineering College, Thrikkakkara anjaliss.mec@gmail.com
INT-1010 TCP Offload Engine
INT-1010 TCP Offload Engine Product brief, features and benefits summary Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx or Altera FPGAs INT-1010 is highly flexible that is
A Next Generation Home Access Point and Router
A Next Generation Home Access Point and Router Product Marketing Manager Network Communication Technology and Application of the New Generation Points of Discussion Why Do We Need a Next Gen Home Router?
P51: High Performance Networking
P51: High Performance Networking Lecture 6: Programmable network devices Dr Noa Zilberman noa.zilberman@cl.cam.ac.uk Lent 2017/18 High Throughput Interfaces Performance Limitations So far we discussed
Spartan-6 and Virtex-6 FPGA Embedded Kit FAQ
Spartan-6 and Virtex-6 FPGA FAQ February 5, 2009 Getting Started 1. Where can I purchase an Embedded kit? A: You can purchase your Spartan-6 and Virtex-6 FPGA Embedded kits online at: Spartan-6 FPGA :
INT G bit TCP Offload Engine SOC
INT 10011 10 G bit TCP Offload Engine SOC Product brief, features and benefits summary: Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured ASIC flow.
Building a Fast, Virtualized Data Plane with Programmable Hardware. Bilal Anwer Nick Feamster
Building a Fast, Virtualized Data Plane with Programmable Hardware Bilal Anwer Nick Feamster 1 Network Virtualization Network virtualization enables many virtual networks to share the same physical network
Robert Jamieson. Robs Techie PP Everything in this presentation is at your own risk!
Robert Jamieson Robs Techie PP Everything in this presentation is at your own risk! PC s Today Basic Setup Hardware pointers PCI Express How will it effect you Basic Machine Setup Set the swap space Min
IBM s Data Warehouse Appliance Offerings
IBM s Data Warehouse Appliance Offerings RChaitanya IBM India Software Labs Agenda 1 IBM Smart Analytics System (D5600) System Overview Technical Architecture Software / Hardware stack details 2 Netezza
A Smart PMU with Edge Processing at the UCSD Synchrophasor Grid Monitoring and Automation Lab
A Smart PMU with Edge Processing at the UCSD Synchrophasor Grid Monitoring and Automation Lab Charles H. Wells, Sushruta Ravish, Raymond de Callafon OSIsoft, National Instruments & the University of California,
DE4 NetFPGA Reference Router User Guide
DE4 NetFPGA Reference Router User Guide Revision History Date Comment Author O8/11/2011 Initial draft Harikrishnan 08/15/2012 Revision 1 DMA APIs included Harikrishnan 08/23/2012 Revision 2 Directory Structure
The WINLAB Cognitive Radio Platform
The WINLAB Cognitive Radio Platform IAB Meeting, Fall 2007 Rutgers, The State University of New Jersey Ivan Seskar Software Defined Radio/ Cognitive Radio Terminology Software Defined Radio (SDR) is any
Compute Node Design for DAQ and Trigger Subsystem in Giessen. Justus Liebig University in Giessen
Compute Node Design for DAQ and Trigger Subsystem in Giessen Justus Liebig University in Giessen Outline Design goals Current work in Giessen Hardware Software Future work Justus Liebig University in Giessen,
Hardware Acceleration in Computer Networks. Jan Kořenek Conference IT4Innovations, Ostrava
Hardware Acceleration in Computer Networks Outline Motivation for hardware acceleration Longest prefix matching using FPGA Hardware acceleration of time critical operations Framework and applications Contracted
Implementing Ultra Low Latency Data Center Services with Programmable Logic
Implementing Ultra Low Latency Data Center Services with Programmable Logic John W. Lockwood, CEO: Algo-Logic Systems, Inc. http://algo-logic.com Solutions@Algo-Logic.com (408) 707-3740 2255-D Martin Ave.,
Co-Design and Co-Verification using a Synchronous Language. Satnam Singh Xilinx Research Labs
Co-Design and Co-Verification using a Synchronous Language Satnam Singh Xilinx Research Labs Virtex-II PRO Device Array Size Logic Gates PPCs GBIOs BRAMs 2VP2 16 x 22 38K 0 4 12 2VP4 40 x 22 81K 1 4
A Single Chip Shared Memory Switch with Twelve 10Gb Ethernet Ports
A Single Chip Shared Memory Switch with Twelve 10Gb Ethernet Ports Takeshi Shimizu, Yukihiro Nakagawa, Sridhar Pathi, Yasushi Umezawa, Takashi Miyoshi, Yoichi Koyanagi, Takeshi Horie, Akira Hattori Hot
Introduction to Field Programmable Gate Arrays
Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May 9 June 2007 Javier Serrano, CERN AB-CO-HT Outline Historical introduction.
QuickSpecs. Models. HP NC380T PCI Express Dual Port Multifunction Gigabit Server Adapter. Overview
Overview The HP NC380T server adapter is the industry's first PCI Express dual port multifunction network adapter supporting TOE (TCP/IP Offload Engine) for Windows, iscsi (Internet Small Computer System
CSE 123A Computer Networks
CSE 123A Computer Networks Winter 2005 Lecture 8: IP Router Design Many portions courtesy Nick McKeown Overview Router basics Interconnection architecture Input Queuing Output Queuing Virtual output Queuing
Intel PRO/1000 PT and PF Quad Port Bypass Server Adapters for In-line Server Appliances
Technology Brief Intel PRO/1000 PT and PF Quad Port Bypass Server Adapters for In-line Server Appliances Intel PRO/1000 PT and PF Quad Port Bypass Server Adapters for In-line Server Appliances The world
Patagonia Cluster Project Research Cluster
Patagonia Cluster Project Research Cluster Clusters of PCs Multi-Boot and Multi-Purpose? Christian Kurmann, Felix Rauch, Michela Taufer, Prof. Thomas M. Stricker Laboratory for Computer Systems ETHZ -
Prototyping Fast, Simple, Secure Switches for Ethane
Prototyping Fast, Simple, Secure Switches for Ethane Jianying Luo, Justin Pettit, Martin Casado, John Lockwood, Nick McKeown Computer Systems Laboratory, Stanford University Stanford, CA 94305, USA {jyluo,
DRPM architecture overview
DRPM architecture overview Jens Hagemeyer, Dirk Jungewelter, Dario Cozzi, Sebastian Korf, Mario Porrmann Center of Excellence Cognitive action Technology, Bielefeld University, Germany Project partners:
10 Gbit/s Challenge inside the Openlab framework
10 Gbit/s Challenge inside the Openlab framework Sverre Jarp IT Division CERN SJ Feb 2003 1 Agenda Introductions All Overview Sverre Feedback Enterasys HP Intel Further discussions Elaboration of plan
Apace Systems. Avid Unity Media Offload Solution KIT
Apace Systems Networked Storage for Video Backup 6TB Unity in 8 Hours! Instant restore! WOW!!!! Apace Systems Avid Unity Media Offload Solution KIT Backup / restore / shared storage / expanded access from
Specification Manual
Document 010-0100002 Document version C Specification Manual SCADA Platform Griffin I'Net, Inc. Page 1 System Hardware Specifications General Specifications -40 to 75 degc ambient temperature range NEMA
Maximizing heterogeneous system performance with ARM interconnect and CCIX
Maximizing heterogeneous system performance with ARM interconnect and CCIX Neil Parris, Director of product marketing Systems and software group, ARM Teratec June 2017 Intelligent flexible cloud to enable
Product Overview. Programmable Network Cards Network Appliances FPGA IP Cores
2018 Product Overview Programmable Network Cards Network Appliances FPGA IP Cores PCI Express Cards PMC/XMC Cards The V1151/V1152 The V5051/V5052 High Density XMC Network Solutions Powerful PCIe Network
White Paper The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices
Introduction White Paper The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices One of the challenges faced by engineers designing communications equipment is that memory devices
Qsys and IP Core Integration
Qsys and IP Core Integration Stephen A. Edwards (after David Lariviere) Columbia University Spring 2016 IP Cores Altera s IP Core Integration Tools Connecting IP Cores IP Cores Cyclone V SoC: A Mix of
VXS-621 FPGA & PowerPC VXS Multiprocessor
VXS-621 FPGA & PowerPC VXS Multiprocessor Xilinx Virtex -5 FPGA for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications Two PMC/XMC
Overview. Implementing Gigabit Routers with NetFPGA. Basic Architectural Components of an IP Router. Per-packet processing in an IP Router
Overview Implementing Gigabit Routers with NetFPGA Prof. Sasu Tarkoma The NetFPGA is a low-cost platform for teaching networking hardware and router design, and a tool for networking researchers. The NetFPGA
Toward a unified architecture for LAN/WAN/WLAN/SAN switches and routers
Toward a unified architecture for LAN/WAN/WLAN/SAN switches and routers Silvano Gai 1 The sellable HPSR Seamless LAN/WLAN/SAN/WAN Network as a platform System-wide network intelligence as platform for
FPGA Solutions: Modular Architecture for Peak Performance
FPGA Solutions: Modular Architecture for Peak Performance Real Time & Embedded Computing Conference Houston, TX June 17, 2004 Andy Reddig President & CTO andyr@tekmicro.com Agenda Company Overview FPGA
USB 3.0 to Gigabit Ethernet Adapter. Quick Installation Guide
USB 3.0 to Gigabit Ethernet Adapter Quick Installation Guide Introduction This USB 3.0 Ethernet Adapter is a cost effective solution that converts a USB port into a 10/100/1000 Base-T Ethernet port. It
Mininet: Squeezing a 1000 node OpenFlow Network onto a Laptop. Bob Lantz, November 19, 2009
Mininet: Squeezing a 1000 node OpenFlow Network onto a Laptop Bob Lantz, rlantz@cs.stanford.edu November 19, 2009 How To Do Network Research - I'm trying to figure this out! - Use OpenFlow, do cool stuff!
INT 1011 TCP Offload Engine (Full Offload)
INT 1011 TCP Offload Engine (Full Offload) Product brief, features and benefits summary Provides lowest Latency and highest bandwidth. Highly customizable hardware IP block. Easily portable to ASIC flow,
FPQ6 - MPC8313E implementation
Formation MPC8313E implementation: This course covers PowerQUICC II Pro MPC8313 - Processeurs PowerPC: NXP Power CPUs FPQ6 - MPC8313E implementation This course covers PowerQUICC II Pro MPC8313 Objectives
HP ProLiant blade planning and deployment
HP ProLiant blade planning and deployment Chris Powell CSG Products, Services, and Solutions Training Hewlett-Packard 2004 Hewlett-Packard Development Company, L.P. The information contained herein is
SECURE PARTIAL RECONFIGURATION OF FPGAs. Amir S. Zeineddini Kris Gaj
SECURE PARTIAL RECONFIGURATION OF FPGAs Amir S. Zeineddini Kris Gaj Outline FPGAs Security Our scheme Implementation approach Experimental results Conclusions FPGAs SECURITY SRAM FPGA Security Designer/Vendor
High Performance Embedded Applications. Raja Pillai Applications Engineering Specialist
High Performance Embedded Applications Raja Pillai Applications Engineering Specialist Agenda What is High Performance Embedded? NI s History in HPE FlexRIO Overview System architecture Adapter modules
Teaching Network Systems Design With Network Processors:
Teaching Network Systems Design With Network Processors: Challenges And Fun With Networking Douglas Comer Computer Science Department Purdue University 250 N. University Street West Lafayette, IN 47907-2066
CprE 583 Reconfigurable Computing
CprE / ComS 583 Reconfigurable Computing Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University Lecture #9 Logic Emulation Technology Recap FPGA-Based Router (FPX)
AC : INTRODUCING LABORATORIES WITH SOFT PROCES- SOR CORES USING FPGAS INTO THE COMPUTER ENGINEERING CURRICULUM
AC 2012-4159: INTRODUCING LABORATORIES WITH SOFT PROCES- SOR CORES USING FPGAS INTO THE COMPUTER ENGINEERING CURRICULUM Prof. David Henry Hoe, University of Texas, Tyler David Hoe received his Ph.D. in
L2: FPGA HARDWARE : ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA
L2: FPGA HARDWARE 18-545: ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA 18-545: FALL 2014 2 Admin stuff Project Proposals happen on Monday Be prepared to give an in-class presentation Lab 1 is
Basic FPGA Architectures. Actel FPGAs. PLD Technologies: Antifuse. 3 Digital Systems Implementation Programmable Logic Devices
3 Digital Systems Implementation Programmable Logic Devices Basic FPGA Architectures Why Programmable Logic Devices (PLDs)? Low cost, low risk way of implementing digital circuits as application specific
Computers and Microprocessors. Lecture 34 PHYS3360/AEP3630
Computers and Microprocessors Lecture 34 PHYS3360/AEP3630 1 Contents Computer architecture / experiment control Microprocessor organization Basic computer components Memory modes for x86 series of microprocessors
Introducing the Spartan-6 & Virtex-6 FPGA Embedded Kits
Introducing the Spartan-6 & Virtex-6 FPGA Embedded Kits Overview ß Embedded Design Challenges ß Xilinx Embedded Platforms for Embedded Processing ß Introducing Spartan-6 and Virtex-6 FPGA Embedded Kits
NetFPGA : Workshop in Cambridge
NetFPGA : Workshop in Cambridge Presented by: Andrew W. Moore and David Miller (University of Cambridge) Martin Žádník (Brno University of Technology) Cambridge, UK September 5-6, 28 http://netfpga.org
CS 152 Computer Architecture and Engineering. Lecture 7 - Memory Hierarchy-II
CS 152 Computer Architecture and Engineering Lecture 7 - Memory Hierarchy-II Krste Asanovic Electrical Engineering and Computer Sciences University of California at Berkeley http://www.eecs.berkeley.edu/~krste
ARISTA: Improving Application Performance While Reducing Complexity
ARISTA: Improving Application Performance While Reducing Complexity October 2008 1.0 Problem Statement #1... 1 1.1 Problem Statement #2... 1 1.2 Previous Options: More Servers and I/O Adapters... 1 1.3
Jointwave. 2010, Jointwave LLC. All Rights Reserved. Fremont, CA, USA Tel: Beijing China Tel:
Xilinx IVK by Avnet Edition Document Number: Author: Jerry Wang Creation Date: August 22, 2010 Last Updated: October 20, 2010 Last Saved By: Paul Qiu Version: 1.0 Location: Keywords: Jointwave Fremont,
Massively Parallel Processor Breadboarding (MPPB)
Massively Parallel Processor Breadboarding (MPPB) 28 August 2012 Final Presentation TRP study 21986 Gerard Rauwerda CTO, Recore Systems Gerard.Rauwerda@RecoreSystems.com Recore Systems BV P.O. Box 77,
Multi-gigabit Switching and Routing
Multi-gigabit Switching and Routing Gignet 97 Europe: June 12, 1997. Nick McKeown Assistant Professor of Electrical Engineering and Computer Science nickm@ee.stanford.edu http://ee.stanford.edu/~nickm
The NE010 iwarp Adapter
The NE010 iwarp Adapter Gary Montry Senior Scientist +1-512-493-3241 GMontry@NetEffect.com Today s Data Center Users Applications networking adapter LAN Ethernet NAS block storage clustering adapter adapter
How we tested Quagga router
1 of 2 23/10/2006 3:29 µµ Sponsored by: This story appeared on Network World at http://www.networkworld.com/reviews/2006/100906-quagga-router-test-how.html How we tested Quagga router Clear Choice Tests
Cisco Video Surveillance Monitoring Workstation Performance Baseline Specification, Release 7.2
Cisco Video Surveillance Monitoring Workstation Performance Baseline Specification, Release 7.2 Contents Overview, page 1 Workstation Specifications, page 2 Mixing Resolutions and Codecs, page 4 Best Practice:
Hardware Acceleration for Measurements in 100 Gb/s Networks
Hardware Acceleration for Measurements in 100 Gb/s Networks Viktor Puš To cite this version: Viktor Puš. Hardware Acceleration for Measurements in 100 Gb/s Networks. Ramin Sadre; Jiří Novotný; Pavel Čeleda;
10-Gigabit iwarp Ethernet: Comparative Performance Analysis with InfiniBand and Myrinet-10G
10-Gigabit iwarp Ethernet: Comparative Performance Analysis with InfiniBand and Myrinet-10G Mohammad J. Rashti and Ahmad Afsahi Queen s University Kingston, ON, Canada 2007 Workshop on Communication Architectures
Yet Another Implementation of CoRAM Memory
Dec 7, 2013 CARL2013@Davis, CA Py Yet Another Implementation of Memory Architecture for Modern FPGA-based Computing Shinya Takamaeda-Yamazaki, Kenji Kise, James C. Hoe * Tokyo Institute of Technology JSPS
Overview of the Content Delivery Engines
CHAPTER 1 This chapter provides an overview of the Content Delivery Engines (CDEs) and describes the hardware and software features. This chapter contains the following sections: Cisco Internet Streamer
Project Title: Open Virtualized WiMAX Base Station Node for GENI Wide-Area Wireless Deployments
GENI Project Quarterly Progress Report, Project Title: Open Virtualized WiMAX Base Station Node for GENI Wide-Area Wireless Deployments Principal Investigators: Dipankar Raychaudhuri, WINLAB, Rutgers University
Ten (or so) Small Computers
Ten (or so) Small Computers by Jon "maddog" Hall Executive Director Linux International and President, Project Cauã 1 of 50 Who Am I? Half Electrical Engineer, Half Business, Half Computer Software In
Deploying and Managing Dell Big Data Clusters with StackIQ Cluster Manager
Deploying and Managing Dell Big Data Clusters with StackIQ Cluster Manager A Dell StackIQ Technical White Paper Dave Jaffe, PhD Solution Architect Dell Solution Centers Greg Bruno, PhD VP Engineering StackIQ,
H100 Series FPGA Application Accelerators
2 H100 Series FPGA Application Accelerators Products in the H100 Series PCI-X Mainstream IBM EBlade H101-PCIXM» HPC solution for optimal price/performance» PCI-X form factor» Single Xilinx Virtex 4 FPGA
2-Port PCI Express 10GBase-T Ethernet Network Card - with Intel X540 Chip
2-Port PCI Express 10GBase-T Ethernet Network Card - with Intel X540 Chip Product ID: ST20000SPEXI Now, you can add 10 GbE networking, while minimizing your deployment costs. This 10Gbase-T network card
Avnet, Xilinx ATCA PICMG Design Kit Hardware Manual
user s guide Avnet, Xilinx ATCA PICMG Design Kit Hardware Manual Avnet Design Services 1 of 18 Rev 1.0 12/15/2004 Table of Contents 1 Overview... 5 2 Jumpers... 6 3 Personality Module Mechanicals... 8
Maxwell: a 64-FPGA Supercomputer
Maxwell: a 64-FPGA Supercomputer Copyright 2007, the University of Edinburgh Dr Rob Baxter Software Development Group Manager, EPCC R.Baxter@epcc.ed.ac.uk +44 131 651 3579 Outline The FHPCA Why build Maxwell?
Internet Worm and Virus Protection for Very High-Speed Networks
Internet Worm and Virus Protection for Very High-Speed Networks John W. Lockwood Professor of Computer Science and Engineering lockwood@arl.wustl.edu http://www.arl.wustl.edu/~lockwood Research Sponsor:
Cisco UCS Virtual Interface Card 1225
Data Sheet Cisco UCS Virtual Interface Card 1225 Cisco Unified Computing System Overview The Cisco Unified Computing System (Cisco UCS ) is a next-generation data center platform that unites compute, networking,
COMPUTING. SharpStreamer Platform. 2U Video Transcode Acceleration Appliance
COMPUTING Preliminary Data Sheet SharpStreamer Platform 2U Video Transcode Acceleration Appliance The SharpStreamer 2U Platform enables high density voice and video processing in a 2U rack server appliance
IBM System x servers. Innovation comes standard
IBM System x servers Innovation comes standard IBM System x servers Highlights Build a cost-effective, flexible IT environment with IBM X-Architecture technology. Achieve maximum performance per watt with
Teaching Network Systems Design With Network Processors: Challenges And Fun With Networking
Teaching Network Systems Design With Network Processors: Challenges And Fun With Networking Douglas Comer Computer Science Department Purdue University 250 N. University Street West Lafayette, IN 47907-2066