Logic Analyzer Connectorless Probing Reduces Loading and Footprint Impact on DDR Memory Validation Brock J. LaMeres Agilent Technologies
|
|
- Michael Shelton
- 6 years ago
- Views:
Transcription
1 Page 1 of 5 Logic Analyzer Connectorless Probing Reduces Loading and Footprint Impact on DDR Memory Validation Brock J. LaMeres Agilent Technologies DDR memory has emerged as the leading technology for in-system DRAM. Verification of DDR systems has also emerged as one of the most challenging and time consuming tasks of modern digital system design. Logic analyzers are key in assisting engineers with the verification of these systems. However, with the cost and spatial constraints being imposed on designers, logic analyzer probing is becoming a concern. In an ideal world, DDR testability would be part of the final design. This would allow test-bench verification of the system as cost engineering and outsourcing occurs over the life of the product. However, this has not been practical until today due to electrical loading and space requirements of logic analyzer probe points. New connectorless logic analyzer probing is allowing DDR testability to be incorporated into the initial and final stages of a product with little impact on cost, board space, or signal integrity. Connectorless Probing Recently, logic analyzer vendors have introduced a new class of probes called "Connectorless". These new probes use compression interconnect technology that removes the need for a connector on the target. Instead of a connector, small landing pads are placed on the target PCB. The electrical interconnect of the probe is then compressed onto the pads making electrical contact. The reduced footprint from removing the connector means that minimal space is needed to incorporate logic analyzer testability. In addition, removing the connector reduces the overall load of the probe. The low electrical loading of the probe (<0.7 pf) means that when the probe is connected, the signals are not electrically disturbed. Also, since a connector does not physically reside on the target PCB, when the probe is not connected, only the landing pads remain. These pads are electrically insignificant (~80fF). This means that leaving the logic analyzer testpoints in the final production design is now practical. DDR Systems One of the most popular implementations of DDR memory is using a socketed DIMM. Designers place multiple 184-pin DIMMs side-by-side and share the memory bus to increase storage capacity. This implementation is used widely in computer systems due to its scalability. While this implementation seems straight forward, there are many considerations and constraints that must be addressed by the system designers. The first consideration is spatial. Designers do not have an infinite amount of PCB space available. Thus, the memory system must be implemented in as little space as possible. A second important constraint is cost. The main impact of cost is in the reduction of layers on the target PCB. Many DDR systems are being implemented on 4-layer PCB's that have only two signal layers. While DDR sockets are pinned out for this style of routing, it is challenging to accommodate miscellaneous circuitry that is also needed by the DDR system. Another problem faced by designers is signal integrity. The sheer number of signals and high data rates, make a DDR system a very difficult implementation. When adding the additional constraint that there are only two routing layers and that the system must be as small as possible, designs are continually running out of margin.
2 Page 2 of 5 A final but important consideration is testability. With all of the above constraints on designers, there is usually little space or margin in the system to incorporate testability. However, testability is key to the validation and time-to-market for the product. To exacerbate this situation, designs are often changed or cost engineered during the life of the product. When a product is changed in production, there needs to be a quick and reliable method to validate that the changes have not altered the original functionality of the design. Until now, leaving testability in the production design was not an option due to electrical loading and the space/routing required. However, with connectorless logic analyzer probing all that has changed. Using Connectorless Probing for DDR Validation Connectorless logic analyzer probes lend themselves very nicely to DDR system debug. The main reasons are the reduced footprint size, low loading when connected, negligible loading when not connected, and the flow-through routing capability. To illustrate the power and versatility of this style of probing, consider the following memory system when outfitted with connectorless probes like the SoftTouch probes from Agilent Technologies. The following figure shows an example layout of a DDR system using four Socketed, 184-pin DIMMs. This system is double terminated with the connectorless probes placed between the terminations (midbus probing). This figure is showing the topside routing for all 2x signals (data and stbs). The 1x signals (address and control) are routed in a similar fashion on the bottomside of the board. Each SoftTouch footprint contains 34 channels of testability. It takes three footprints to test the 2x data in the DDR system. The bottomside of the PCB contains two SoftTouch footprints to test all of the 1x DDR signals. To understand the power of the connectorless probes, the incremental impact on the system should be explored.
3 Page 3 of 5 Figure 1: Example layout for SoftTouch probing of a DDR system (Showing only Topside 2x Data) Spatial Impact Adding the connectorless probe footprints increases the space needed by memory system by an additional inch in the X-axis. Said another way, the load termination resistors have to be placed an additional inch from the last DIMM socket. If the relative size of the memory system is measured from the leftmost trace coming out of the driver IC to the rightmost edge of the load termination resistors, the corresponding increase due to the connectorless probe footprints is less than 10%. Another exciting benefit of the connectorless probes is the flow through routing capability. The footprint and pinout of the logic analyzer probe is such that signals can traverse the testpoints without having to change layers. This means that in a DDR system, no additional layers are needed to incorporate logic analyzer testability. This is crucial to a system implemented on a four-layer board. Electrical Impact In the above example, the additional testability reduces the signal integrity of the system. When weighing the importance of testability versus the margin reduction, the question becomes "how much is the margin reduced?"
4 Page 4 of 5 A typical four-layer DDR system uses inch trace widths routed on the outer layers of the PCB. These layers are designed to be 50 Ohms. For this type of microstrip trace, this corresponds to ~3pF/inch of capacitance. To examine how much additional loading is present due to the logic analyzer probes, consider the cases when the probe is connected and when it is not connected. CASE 1: When the probe is connected Additional trace due to testability = 0.390" Parasitic Capacitance of trace = (0.390") * (3pF/inch) = 1.17pF Additional Probe Capacitance = 0.7pF (NOTE: This includes the pads) Total excess capacitance due to testability = 1.17pF + 0.7pF = 1.87pF CASE 2: When the probe is NOT connected Additional trace due to testability = 0.390" Parasitic capacitance of trace = (0.390") * (3pF/inch) = 1.17pF Additional probe pad capacitance = 80 ff Total excess capacitance due to testability = 1.17pF pF = 1.25pF To understand if this capacitance is of concern, a first order analysis of the system must be done. Capacitance of DDR system as seen by driver Total trace length of original system = 2.767" (NOTE: Using longest 2x trace) Parasitic capacitance of trace = (2.767") * (3pF/inch) = 8.3pF Lumped capacitance of DIMM = 5pF (NOTE: DDR333, DQ, DQS, DM) Number of DIMMs on bus = 4 Capacitance due to DIMMs = (4) * (5pF) = 20pF Total capacitance of DDR System = 8.3pF + 20pF = 28.3pF This first order analysis shows that when the probe is connected, it only adds an incremental 6% to the capacitance that the driver sees. Even more importantly is that when the probe is not connected, the testpoints and traces left on the PCB only add an incremental 4%. This means that leaving the connectorless footprints on the final production design will not significantly degrade the signal integrity of the system. The benefit of having testability incorporated into a shipping product is extremely valuable and well worth the 4% margin reduction. Cost Impact Since there is no connector needed for the testpoints, there is no incremental cost to the final bill of materials for the product. This means that having this built-in DDR testability is for all intensive purposes free. Conclusion When designing fast-cycle time products, there is always the challenge of trading off testability vs. schedule and margin. Having solid testability requires forethought and planning in addition to PCB space and system margin. However, solid testability will ultimately reduce time-to-market. DDR systems are a prime example of these engineering tradeoffs. It has always been a struggle to justify incorporating permanent logic analysis testpoints into a design due to the PCB space, routing layers,
5 Page 5 of 5 and connector cost. With the advent of connectorless logic analyzer probes, the justification has become much easier. Now a DDR system can be fully tested in the final design with little impact to the size, signal integrity, or cost of the system. About the Author Brock J. LaMeres received his BSEE from Montana State University in 1998 and his MSEE from the University of Colorado in He is currently working on his Ph.D. at the University of Colorado where his research focus is High-Speed IO for next generation ICs. LaMeres is a hardware design engineer for Agilent Technologies in Colorado Springs where he designs logic analyzer probes and high-speed transport systems. Home Site Map Prefs FAQs About Us Contact Us Tech Groups Ed Resources Tech Topics Member Companies Advertising Opportunities Privacy Statement Terms and Conditions Copyright TechOnLine, Bedford, MA, All Rights Reserved.
6 echonline - Educational Resources for Electronics Engineers ttp:// Page 1 of 2 TechOnLine Welcome, Guest My Archive Log In Tech Groups: Analognet Communicationsnet DSPnet EDAnet Embeddednet SOCnet T&Mnet Educational Resources: Live Webcasts On-Demand Webcasts Courses VirtuaLabs Feature Articles Technical Papers Forums Connectorless Probing Imagine DDR memory has emerged as the leading technology for insystem DRAM. Verification of DDR systems has also emerged as one of the most challenging and time consuming tasks of modern digital system design. Logic analyzers are key in assisting engineers with the verification of these systems. However logic analyzer probing is becoming a concern. In a new feature article Agilent Technologies' Brock LaMeres describes a new method of connectorless logic analyzer probing. Woodward: On-Chip Test IP Test Kollitz: Concurrent Join Intel experts for the Communications Infrastructure e- Seminar Series for Service Providers as they address key technologies and solutions that are enabling the network of today and tomorrow for the delivery robust services. From the latest broadband wireless technologies to the evolving next generation infrastructure this series offers pertinent information to help you make more informed decisions. Select a Member Tech Topics: Bluetooth CSoC Design Services Internet/Network Security Java Linux MEMS Power Supplies RTOS Timing Closure UML USB / Firewire VoIP Web-Enabled Design Member Companies: Additional Resources: Calendar Jobs News Products TechOnLine Newsletters On-Demand Webcasts Develop Multimedia SoC Solutions in Record Time using the ZSP Multimedia LSI Logic 60 min. Courses Migration to Linux on Intel for EDA Tools Environments Lecture 30 min. VirtuaLabs EDK38024 with E7 Renesas Technology OS: Renesas HEW3/E7 Processor: H8 Feature Articles Logic Analyzer Connectorless Probing Reduces Loading and Footprint Impact on DDR Memory Validation Brock LaMeres Agilent Technologies Technical Papers Use of Video Technology to Improve Automotive Safety Becomes More Feasible with Blackfin Processors David Katz et al Analog Devices Live Webcasts Mar 23, 2004: WiMAX: A New Revenue Opportunity for Service Providers Intel 60 min. Mar 24, 2004: Design for a Moving Target: SPW Libraries Support Evolving 3G Wireless Standards CoWare 60 min. Mar 25, 2004: Improved Efficiency in Design Validation Oscilloscope Measurements Tektronix 60 min. Mar 30, 2004: Solving the WLAN Interoperability Challenge Intel 60 min. Mar 30, 2004: ARM-Cadence Encounter Reference Methodology ARM and Cadence 60 min. More Live Webcasts>> View Webcast Archive>> Which wireless data technology will become the biggest market success? nmlkj Bluetooth nmlkj IrDA nmlkj UWB nmlkj Wi-Fi nmlkj WiMAX Submit Ten Most Popular Ever wonder what courses and articles your peers view the most on TechOnLine? Find out which 10 courses, webcasts, feature articles, and technical papers were most popular with the TechOnLine community for each month. Course Top 10 Feature Article Top 10 Tech Paper Top 10 Webcast Top 10 FREE Technical Library Explore the future of IC Design. Click Here >>
HOME :: FPGA ENCYCLOPEDIA :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE
Page 1 of 8 HOME :: FPGA ENCYCLOPEDIA :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE FPGA I/O When To Go Serial by Brock J. LaMeres, Agilent Technologies Ads by Google Physical Synthesis Tools Learn How to Solve
More informationDesignCon 2005 Track 5: Chip and Board Interconnect Design (5-TA2)
DesignCon 2005 Track 5: Chip and Board Interconnect Design (5-TA2) Connector-Less Probing: Electrical and Mechanical Advantages Authors/Presenters: Brock LaMeres, Agilent Technologies Brent Holcombe, Agilent
More informationEEM870 Embedded System and Experiment Lecture 2: Introduction to SoC Design
EEM870 Embedded System and Experiment Lecture 2: Introduction to SoC Design Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda
More informationDDR4 SO-DIMM Interposer For use with Keysight Logic Analyzers
DDR4 SO-DIMM Interposer For use with Keysight Logic Analyzers FS2512 DDR4 SO-DIMM Interposer Key Features Quick and easy connection between the 260 pin DDR4 SODIMM memory bus connector and the U4154A/B
More informationDDR4 SO-DIMM Interposer For use with Keysight Logic Analyzers
DDR4 SO-DIMM Interposer For use with Keysight Logic Analyzers FS2512 DDR4 SO-DIMM Interposer Key Features Quick and easy connection between the 260 pin DDR4 SODIMM memory bus connector and the U4164A Keysight
More informationDDR3 DIMM 1867 Interposer For use with Agilent Logic Analyzers
DDR3 DIMM 1867 Interposer For use with Agilent Logic Analyzers DDR3 1867 MT/s bus analysis Supports Agilent 16900-series logic analyzers Includes protocol-decode software, probe configuration software,
More informationCIRCUIT DESIGN. is published monthly by: UP Media Group Inc Powers Ferry Road, Ste. 600 Atlanta, GA Tel (678) Fax (678)
P R I N T E D CIRCUIT DESIGN is published monthly by: UP Media Group Inc. 2018 Powers Ferry Road, Ste. 600 Atlanta, GA 30339 Tel (678) 589-8800 Fax (678) 589-8850 All material published in this file and
More informationDDR Detective Probing
DDR Detective Probing For use with the FS2800 DDR Detective DIMM and SODIMM Midbus Footprint Flying Lead BGA interposer DDR4 LPDDR4 DDR3 LPDDR3 All 4 technologies DDR3, DDR4, LPDDR3 and LPDDR4 in one box
More informationDDR Testing:Compliance,Verify and Debug( 一 )
DDR Testing:Compliance,Verify and Debug( 一 ) Double data-rate (DDR) memory has ruled the roost as the main system memory in PCs for a long time. Of late, it's seeing more usage in embedded systems as well.
More informationOptimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation
Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation Yuzhe Chen, Zhaoqing Chen and Jiayuan Fang Department of Electrical
More informationEmploying Multi-FPGA Debug Techniques
Employing Multi-FPGA Debug Techniques White Paper Traditional FPGA Debugging Methods Debugging in FPGAs has been difficult since day one. Unlike simulation where designers can see any signal at any time,
More informationDDR3 DIMM 2133 Interposer For use with Agilent Logic Analyzers
DDR3 DIMM 2133 Interposer For use with Agilent Logic Analyzers DDR3 2133 MT/s bus analysis Supports Agilent 16900-series and U4154A logic analyzers Includes protocol-decode software, probe configuration
More informationOptimizing Emulator Utilization by Russ Klein, Program Director, Mentor Graphics
Optimizing Emulator Utilization by Russ Klein, Program Director, Mentor Graphics INTRODUCTION Emulators, like Mentor Graphics Veloce, are able to run designs in RTL orders of magnitude faster than logic
More informationfor Summit Analyzers Installation and Usage Manual
Protocol Solutions Group PCI Express 2.0 Mid-Bus Probe for Summit Analyzers Installation and Usage Manual Manual Version 1.1 Generated on: 2/7/2018 6:25 PM Document Disclaimer The information contained
More informationFigure 1. The IP network
Broadband access connections at data rates of 250 Kbits/sec or more will exert a profound impact on society. Broadband access is the key to the convergence of communication, computers, and consumer applications
More informationCVCG (CHG, PAG, CIG, MVE), SEG (SDG, HPG, CIPG), IPSG (PSG, MIG, CIG, PDS), DCG, icdg, CCG (CHD), SSG, TMG, Intel IT & Intel Labs are hiring!
CVCG (CHG, PAG, CIG, MVE), SEG (SDG, HPG, CIPG), IPSG (PSG, MIG, CIG, PDS), DCG, icdg, CCG (CHD), SSG, TMG, Intel IT & Intel Labs are hiring! Intel India Talent Acquisition August 07, 2018 CHG positions:
More informationCONSIDERATIONS FOR THE DESIGN OF A REUSABLE SOC HARDWARE/SOFTWARE
1 2 3 CONSIDERATIONS FOR THE DESIGN OF A REUSABLE SOC HARDWARE/SOFTWARE DEVELOPMENT BOARD Authors: Jonah Probell and Andy Young, design engineers, Lexra, Inc. 4 5 6 7 8 9 A Hardware/Software Development
More informationSilicon Motion s Graphics Display SoCs
WHITE PAPER Silicon Motion s Graphics Display SoCs Enable 4K High Definition and Low Power Power and bandwidth: the twin challenges of implementing a solution for bridging any computer to any high-definition
More informationChapter 5: ASICs Vs. PLDs
Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.
More information1, 2, 4 and 8-Channel Very Low Capacitance ESD Protectors
1, 2, 4 and 8-Channel Very Low Capacitance ESD Protectors CM1210 Features 1,2,4 and 8 channels of ESD protection Very low loading capacitance (1.0pF typical) ±6 kv ESD protection per channel (IEC 61000-4-2
More informationDDR3 DIMM 2400 Interposer For use with Keysight Logic Analyzers
DDR3 DIMM 2400 Interposer For use with Keysight Logic Analyzers Improved DDR3 2400MT/s bus analysis with shortest Interposer design available System cost reduction. Direct connection to Keysight U4154A
More informationGoogle Study: Could Those Memory Failures Be Caused By Design Flaws?
Google Study: Could Those Memory Failures Be Caused By Design Flaws? By Barbara P. Aichinger, FuturePlus Systems Corporation JEDEC Memory Server Forum Shenzhen, China March 1, 2012 Abstract: The conclusions
More informationHardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture 01 Introduction Welcome to the course on Hardware
More informationIMPROVES. Initial Investment is Low Compared to SoC Performance and Cost Benefits
NOC INTERCONNECT IMPROVES SOC ECONO CONOMICS Initial Investment is Low Compared to SoC Performance and Cost Benefits A s systems on chip (SoCs) have interconnect, along with its configuration, verification,
More informationFive Emerging DRAM Interfaces You Should Know for Your Next Design
Five Emerging DRAM Interfaces You Should Know for Your Next Design By Gopal Raghavan, Cadence Design Systems Producing DRAM chips in commodity volumes and prices to meet the demands of the mobile market
More informationDesign Solutions in Foundry Environment. by Michael Rubin Agilent Technologies
Design Solutions in Foundry Environment by Michael Rubin Agilent Technologies Presenter: Michael Rubin RFIC Engineer, R&D, Agilent Technologies former EDA Engineering Manager Agilent assignee at Chartered
More informationDisplayPort * Interposer Test Fixture
DisplayPort * Interposer Test Fixture DPI-P2RP / Plug to Receptacle Fixture: Features: The Interposer allows connection of test equipment to the DisplayPort interface signals. The fixture has been designed
More informationHow to Solve DDR Parametric and Protocol Measurement Challenges
How to Solve DDR Parametric and Protocol Measurement Challenges Agilent DTD Scopes and Logic Analyzer Division Copyright 2008 Agilent Technologies Solve DDR Phy & Protocol Challenges Page 11 25 September
More informationFrequently Asked Questions (FAQ)
Frequently Asked Questions (FAQ) Embedded Instrumentation: The future of advanced design validation, test and debug Why Embedded Instruments? The necessities that are driving the invention of embedded
More informationDavid R. Mackay, Ph.D. Libraries play an important role in threading software to run faster on Intel multi-core platforms.
Whitepaper Introduction A Library Based Approach to Threading for Performance David R. Mackay, Ph.D. Libraries play an important role in threading software to run faster on Intel multi-core platforms.
More informationSoftware Development for Mobile Devices
Software Development for Mobile Devices Operating System Diversity Many Operating Systems Google Android Apple ios Microsoft Windows Phone Nokia Symbian Linux RIM BlackBerry OS HP/Palm WebOS BREW Differences
More informationEEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools
EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda Introduction
More informationA Zero Wait State Secondary Cache for Intel s Pentium
Order this document by MCM/D A Zero Wait State Secondary Cache for Intel s Pentium Prepared by: Michael Peters, FSRAM Applications Engineer Due to the increased complexity and sheer memory size requirements
More informationOn-Chip Design Verification with Xilinx FPGAs
On-Chip Design Verification with Xilinx FPGAs Application Note 1456 Xilinx Virtex-II Pro devices have redefined FPGAs. The Virtex-II Pro brings with it not only a denser and faster FPGA, but an IBM PPC
More informationOCTOBER 2016 TELIT WHITE PAPER
OCTOBER 2016 TELIT WHITE PAPER TELIT INTELLIGENT MODULES HARNESS THE POWER OF INTEL ATOM TM x3 PROCESSORS TO PROVIDE IoT DEVELOPERS WITH UNRIVALLED CHOICE, FLEXIBILITY & PERFORMANCE. CONTENTS INTRODUCTION
More informationHigh-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs. I.K. Anyiam
High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs I.K. Anyiam 1 Introduction LVDS SerDes helps to reduce radiated emissions, but does not completely eliminate them EMI prevention must
More informationOPTIMIZED CHARACTERIZATION METHOD OF IO S OF INTEGRATED CIRCUITS
OPTIMIZED CHARACTERIZATION METHOD OF IO S OF INTEGRATED CIRCUITS 1 Surendra Nandyala & 2 Latha H N 1 BMSCE, Bangalore 1 & 2 Department of E&C, BMSCE Bangalore, VTU E -mail : 1 nandyalasurendra1@gmail.com,
More informationTest Match Partnering Specialist Boundary-Scan with ICT
Test Match Partnering Specialist Boundary-Scan with ICT Introduction: Boosting ICT to Improve Testability Popular ICT platforms from well-known vendors can perform a wide variety of analogue, digital,
More information54 th DAC EXHIBITOR PROSPECTUS
54 th DAC EXHIBITOR PROSPECTUS Austin Convention Center Austin, Texas Exhibition: June 19-21, 2017 Conference: June 18-22, 2017 DAC.com sponsored by: in technical cooperation with: NETWORK ENGAGE AND EDUCATE
More informationAchieving 24-bit Resolution with TASCAM s New-Generation DTRS Format Recorders / Reproducers
Achieving 24-bit Resolution with TASCAM s New-Generation DTRS Format Recorders / Reproducers Introduction. The DTRS 16-bit format was originally seen by many people as an interim technology to bridge the
More informationChip/Package/Board Interface Pathway Design and Optimization. Tom Whipple Product Engineering Architect November 2015
Chip/Package/Board Interface Pathway Design and Optimization Tom Whipple Product Engineering Architect November 2015 Chip/package/board interface pathway design and optimization PCB design with Allegro
More informationBusiness Phone System Buyer s Guide
Business Phone System Buyer s Guide Types of Systems Available There are three primary types of of Voice over Internet Protocol (VoIP) phone systems on the market today: KSU-Less, KSU and PBX. Generally,
More informationMicrosemi IP Cores Accelerate the Development Cycle and Lower Development Costs
Microsemi IP Cores Accelerate the Development Cycle and Lower Development Costs October 2014 Introduction Today s FPGAs and System-on-Chip (SoC) FPGAs offer vast amounts of user configurable resources
More informationFPGA PROTOTYPING BY VERILOG EXAMPLES XILINX SPARTAN 3 VERSION
page 1 / 5 page 2 / 5 fpga prototyping by verilog pdf A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing hence the
More informationWIntroduction. Motion Control Architectures. Chuck Lewin, Founder of Performance Motion Devices
Motion Control Architectures Chuck Lewin, Founder of Performance Motion Devices WIntroduction hen engineers think of advances in motion control technology, they usually think of faster motors, improved
More informationPlatform for System LSI Development
Platform for System LSI Development Hitachi Review Vol. 50 (2001), No. 2 45 SOCplanner : Reducing Time and Cost in Developing Systems Tsuyoshi Shimizu Yoshio Okamura Yoshimune Hagiwara Akihisa Uchida OVERVIEW:
More information09. Mobile Commerce. Contents. Mobile Computing and Commerce
09. (Contents) Mobile Commerce Contents 09. Mobile Commerce Mobile Computing and Commerce Code: 166140-01+02 Course: Electronic Commerce Period: Autumn 2011 Professor: Sangwon Lee, Ph.D. 1 09. (Contents)
More informationPIC Dev 14 Through hole PCB Assembly and Test Lab 1
Name Lab Day Lab Time PIC Dev 14 Through hole PCB Assembly and Test Lab 1 Introduction: The Pic Dev 14 is a simple 8-bit Microchip Pic microcontroller breakout board for learning and experimenting with
More informationPOL BMR465 Evaluation Board
User Guide POL BMR465 Evaluation Board ROA 170 64 User Guide User Guide 2 Contents 1 Introduction... 3 1.1 Prerequisites... 3 2 Reference Board ROA 170 64... 4 3 USB-PMBus adapter... 5 3.1 Connection of
More informationEXHIBITOR PROSPECTUS
52 DAC nd EXHIBITOR PROSPECTUS Moscone Center, San Francisco, CA Exhibition: June 8-10, 2015 Conference: June 7-11, 2015 sponsored by: DAC.com in technical cooperation with: The Design Automation Conference
More informationOverview of Digital Design with Verilog HDL 1
Overview of Digital Design with Verilog HDL 1 1.1 Evolution of Computer-Aided Digital Design Digital circuit design has evolved rapidly over the last 25 years. The earliest digital circuits were designed
More informationWiFi and Wireless System on Module Applications and Bluegiga products
WiFi and Wireless System on Module Applications and Bluegiga products Compelfest Jarno Salmivuori Business Development Director 31.1.2013 Topics Bluegiga Technologies in brief What is Bluetooth Smart and
More informationBy choosing to view this document, you agree to all provisions of the copyright laws protecting it. (Go to next page to view the paper.
Copyright 2004 Institute of Electrical and Electronics Engineers, Inc. Reprinted, with permission, from Semicon Europa EMTC in Munich on April 20, 2004, "Practical Design Methodologies that Enable Concurrent
More informationSoC Memory Interfaces. Today and tomorrow at TSMC 2013 TSMC, Ltd
SoC Memory Interfaces. Today and tomorrow at TSMC 2013 TSMC, Ltd 2 Agenda TSMC IP Ecosystem DDR Interfaces for SoCs Summary 3 TSMC Highlights Founded in 1987 The world's first dedicated semiconductor foundry
More informationMaximizing heterogeneous system performance with ARM interconnect and CCIX
Maximizing heterogeneous system performance with ARM interconnect and CCIX Neil Parris, Director of product marketing Systems and software group, ARM Teratec June 2017 Intelligent flexible cloud to enable
More informationComputing platforms. Design methodology. Consumer electronics architectures. System-level performance and power analysis.
Computing platforms Design methodology. Consumer electronics architectures. System-level performance and power analysis. Evaluation boards Designed by CPU manufacturer or others. Includes CPU, memory,
More informationSchematic/Design Creation
Schematic/Design Creation D A T A S H E E T MAJOR BENEFITS: Xpedition xdx Designer is a complete solution for design creation, definition, and reuse. Overview Creating competitive products is about more
More informationSEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group
More informationDSP. Mike Hames. Senior Vice President Application-Specific Products
Mike Hames Senior Vice President Application-Specific Products Breadth of Applications Drive Market Growth 15 Programmable Market 13% CAGR 7 6 Programmable Market Share 1 5 22 23 24 25 26 $B % 4 5 3 2
More informationLTE : The Future of Mobile Broadband Technology
LTE : The Future of Mobile Broadband Technology Erick Setiawan tukangbajaksawah@gmail.com 1 Become a necessity today, where the wireless broadband technology needed to meet increasing expectations in terms
More informationCluster-based approach eases clock tree synthesis
Page 1 of 5 EE Times: Design News Cluster-based approach eases clock tree synthesis Udhaya Kumar (11/14/2005 9:00 AM EST) URL: http://www.eetimes.com/showarticle.jhtml?articleid=173601961 Clock network
More informationA Practical Approach to Preventing Simultaneous Switching Noise and Ground Bounce Problems in IO Rings
A Practical Approach to Preventing Simultaneous Switching Noise and Ground Bounce Problems in IO Rings Dr. Osman Ersed Akcasu, Jerry Tallinger, Kerem Akcasu OEA International, Inc. 155 East Main Avenue,
More informationHM9708 HM9708. Battery-Powered Equipment Motherboard USB Power Switch USB Device Power Switch Hot-Plug Power Supplies Battery-Charger Circuits DC+ VIN
200mΩ Power Distribution Switches Features 200mΩ Typ. High-Side MOSFET 0.8A Current Limit (V IN =3.0V) Wide Input Voltage Range: 2V ~ 5.5V Soft Start Thermal Protection Small SOT-23-5 Package Minimizes
More informationSolid State Storage: Trends, Pricing Concerns, and Predictions for the Future
Solid State Storage: Trends, Pricing Concerns, and Predictions for the Future Solid state storage is ready for prime time, or so the latest awareness and usage statistics would indicate. Moreover, a recent
More informationDriving 3D Chip and Circuit Board Test Into High Gear
Driving 3D Chip and Circuit Board Test Into High Gear Al Crouch ASSET InterTech, Inc. Emerging Standards and 3D Chip Test Taken independently, the pending ratification of one IEEE standard and the recent
More informationSecurity for Secure IoT: Advanced Architectures for IoT Gateways. Simon Forrest Director of Segment Marketing, Consumer Electronics
Security for Secure IoT: Advanced Architectures for IoT Gateways Simon Forrest Director of Segment Marketing, Consumer Electronics www.imgtec.com Imagination Technologies Company overview A world leader
More informationDigital Timing. Using TimingDesigner to Generate SDC Timing Constraints. EMA TimingDesigner The industry s most accurate static timing analysis
EMA TimingDesigner The industry s most accurate static timing analysis Digital Timing Learn about: Using TimingDesigner to generate SDC for development of FPGA designs Using TimingDesigner to establish
More information53 rd DAC EXHIBITOR PROSPECTUS
53 rd DAC EXHIBITOR PROSPECTUS Austin Convention Center Austin, Texas Exhibition: June 6-8, 2016 Conference: June 5-9, 2016 DAC.com sponsored by: in technical cooperation with: NETWORK, ENGAGE AND EDUCATE
More informationUzebox Kit Assembly Guide
Uzebox Kit Assembly Guide V1.7 Page 1 of 21 Revision History Version Date Author Description 1.0 01-Nov-2012 A.Bourque Initial release 1.1 6-Nov-2012 A.Bourque Minor corrections 1.2 28-Jan-2014 A.Bourque
More informationALTERA FPGAs Architecture & Design
ALTERA FPGAs Architecture & Design Course Description This course provides all theoretical and practical know-how to design programmable devices of ALTERA with QUARTUS-II design software. The course combines
More informationSNIA Discussion on iscsi, FCIP, and IFCP Page 1 of 7. IP storage: A review of iscsi, FCIP, ifcp
SNIA Discussion on iscsi, FCIP, and IFCP Page 1 of 7 IP storage: A review of iscsi, FCIP, ifcp SNIA IP Storage Forum With the advent of new IP storage products and transport protocol standards iscsi, FCIP,
More informationARM mbed Reference Designs
ARM mbed Reference Designs Steve Ogborne Senior Engineer Internet of Things Business Unit mbed Connect / Shenzhen, China 15 th Dec 2015 Contents Intro Smart City Sub-GHz Reference Design Wi-Fi Reference
More informationExpanding IEEE Std Boundary-Scan Architecture Beyond Manufacturing Test of Printed Circuit Board Assembly
Expanding IEEE Std 1149.1 Boundary-Scan Architecture Beyond Manufacturing Test of Printed Circuit Board Assembly Jun Balangue Keysight Technologies Singapore Jun_balangue@keysight.com Abstract This paper
More informationHEALTHCARE SOLUTIONS WITH RENESAS SYNERGY PLATFORM
HEALTHCARE SOLUTIONS WITH RENESAS SYNERGY PLATFORM 2017.10 01-02 Speeding-up Medical Device Development Developing medical products is a long process that not only involves all the necessary steps of modern
More informationET-UARTSWD Users Guide
User s Guide ET-UARTSWD Users Guide Power Application Controller s www.active-semi.com Copyright 2018 Active-Semi, Inc. CONTENTS Contents...2 Overview...3 1. ET-UARTSWD Resources...6 1.1 Provided Connectors...6
More informationTechniques for Optimizing Performance and Energy Consumption: Results of a Case Study on an ARM9 Platform
Techniques for Optimizing Performance and Energy Consumption: Results of a Case Study on an ARM9 Platform BL Standard IC s, PL Microcontrollers October 2007 Outline LPC3180 Description What makes this
More informationImplementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices
Implementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices November 2008, ver. 1.1 Introduction LVDS is becoming the most popular differential I/O standard for high-speed transmission
More informationApplication Suggestions for X2Y Technology
Application Suggestions for X2Y Technology The following slides show applications that would benefit from balanced, low inductance X2Y devices. X2Y devices can offer a significant performance improvement
More informationCM1293A-04SO. 4-Channel Low Capacitance ESD Protection Array
CM1293A-04SO 4-Channel Low Capacitance ESD Protection Array Product Description CM1293A 04SO has been designed to provide ESD protection for electronic components or subsystems requiring minimal capacitive
More informationBMS: Installation Manual v2.x - Documentation
Page 1 of 7 BMS: Installation Manual v2.x From Documentation This section describes how external peripheral devices are connected and additional functions of the BMS are used. I you have not done so already,
More informationPOL BMR466 Evaluation Board
1/28701- Rev A May 2018 POL BMR466 Evaluation Board 2 1/28701- Rev A May 2018 Contents 1 Introduction... 3 1.1 Prerequisites... 3 2 Reference Board... 4 3 USB to PMBus adaptor... 5 3.1 Connection of Flex
More informationHomework 6: Printed Circuit Board Layout Design Narrative
Homework 6: Printed Circuit Board Layout Design Narrative Team Code Name: Home Kinection Group No. 1 Team Member Completing This Homework: Stephen Larew E-mail Address of Team Member: sglarew @ purdue.edu
More informationPAC5523EVK1. Power Application Controllers. PAC5523EVK1 User s Guide. Copyright 2017 Active-Semi, Inc.
PAC5523EVK1 Power Application Controllers PAC5523EVK1 User s Guide www.active-semi.com Copyright 2017 Active-Semi, Inc. CONTENTS Contents...2 Overview...3 PAC5523EVK1 Resources...5 Pinout and Signal Connectivity...5
More informationEE434 ASIC & Digital Systems Testing
EE434 ASIC & Digital Systems Testing Spring 2015 Dae Hyun Kim daehyun@eecs.wsu.edu 1 Introduction VLSI realization process Verification and test Ideal and real tests Costs of testing Roles of testing A
More informationCoaXPress HSMC Board Detailed Design Rev.A
CoaXPress HSMC Board Detailed Design Rev.A Author: Lennard Streat, Computer Engineering, RIT Multi-Disciplinary Senior Design I RIT Ruggedized Camera Encoder (P14571) 1 P a g e rit-d3-camera-module@googlegroups.com
More informationAdvanced SI Analysis Layout Driven Assembly. Tom MacDonald RF/SI Applications Engineer II
Advanced SI Analysis Layout Driven Assembly 1 Tom MacDonald RF/SI Applications Engineer II Abstract As the voracious appetite for technology continually grows, so too does the need for fast turn around
More informationOver 350M i.mx SOCs shipped to date Over 92M i.mx shipped in vehicles since 2007 #1 in Auto Infotainment Applications Processors
恩智浦新一代娱乐信息系统解决方案 0 i.mx 2008-2016 Automotive Drives >55% of i.mx Revenue Since 2015 2008 2009 2010 2011 2012 2013 2014 2015 2016 i.mx i.mx Auto 1 Over 350M i.mx SOCs shipped to date Over 92M i.mx shipped
More informationENG04057 Teste de Sistema Integrados. Prof. Eric Ericson Fabris (Marcelo Lubaszewski)
ENG04057 Teste de Sistema Integrados Prof. Eric Ericson Fabris (Marcelo Lubaszewski) Março 2011 Slides adapted from ABRAMOVICI, M.; BREUER, M.; FRIEDMAN, A. Digital Systems Testing and Testable Design.
More informationW2630 Series DDR2 BGA Probes for Logic Analyzers and Oscilloscopes
W2630 Series DDR2 BGA Probes for Logic Analyzers and Oscilloscopes Sheet The W2630 Series DDR2 BGA probes enable probing of embedded memory DIMMs directly at the ball grid array with Agilent logic analyzers
More informationFrequently Asked Questions (FAQs) Siemon 10G ip Solutions
Frequently Asked Questions (FAQs) Siemon 10G ip Solutions The world of enterprise cabling is evolving rapidly. Emerging, high-bandwidth services and the adoption of higher speed Ethernet standards, like
More informationSo you think developing an SoC needs to be complex or expensive? Think again
So you think developing an SoC needs to be complex or expensive? Think again Phil Burr Senior product marketing manager CPU Group NMI - Silicon to Systems: Easy Access ASIC 23 November 2016 Innovation
More informationID 321L: KPIT GNU compiler plug-ins for HEW / KPIT Eclipse IDE
ID 321L: KPIT GNU compiler plug-ins for HEW / KPIT Eclipse IDE Matt Newsome, Principal Engineer, Software Tools, Renesas Electronics Europe, UK Kaushik Phatak, Tech Lead, KPIT Cummins Infosystems, Pune,
More informationPANDORA HACKER GUIDE
PANDORA HACKER GUIDE WARNING: Modifying your PCB is not covered by your warranty and any damage caused as a result will be the sole responsibility of the owner to fix or to have fixed at a fee set by the
More informationSilicon Labs Corporate Overview
Silicon Labs Corporate Overview APRIL 2018 The leader in silicon, software and solutions for a smarter, more connected world. A World-Class Design Culture In 1996, a visionary group of engineers pioneered
More informationSystem-on-Chip Architecture for Mobile Applications. Sabyasachi Dey
System-on-Chip Architecture for Mobile Applications Sabyasachi Dey Email: sabyasachi.dey@gmail.com Agenda What is Mobile Application Platform Challenges Key Architecture Focus Areas Conclusion Mobile Revolution
More informationSilicon Labs Corporate Overview
Silicon Labs Corporate Overview MARCH 2018 The leader in silicon, software and solutions for a smarter, more connected world. A World-Class Design Culture In 1996, a visionary group of engineers pioneered
More informationPassive optical LAN explained
Understanding the technology for a more advanced enterprise network Strategic White Paper Network architects have used local area network (LAN) switches to manage the volume of traffic in enterprise networks
More informationAOZ8882. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application
Ultra-Low Capacitance TS Diode Array General Description The AOZ8882 is a transient voltage suppressor array designed to protect high speed data lines such as HDMI, MDDI, USB, SATA, and Gigabit Ethernet
More informationApplication Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationApplication Note No. 100
Application Note, Rev. 1.2, May 2007 Application Note No. 100 ESD Protection for High-Speed Applications 1- & 2-channel low capacitance bi-directional ESD diode in ultra-small TSLP package Small Signal
More information