Partitioned Real-Time NAND Flash Storage. Katherine Missimer and Rich West
|
|
- Brent Martin
- 5 years ago
- Views:
Transcription
1 Partitioned Real-Time NAND Flash Storage Katherine Missimer and Rich West
2 Introduction Eric Risberg AP CircuitsToday 2
3 Introduction Eric Risberg AP CircuitsToday Analytics Vidhya 3 Chesky_W Mapping Ignorance
4 Introduction Eric Risberg AP CircuitsToday Analytics Vidhya The Robotics Institute 4 Chesky_W Mapping Ignorance
5 NAND Flash Memory Non-volatility Shock resistance Low power consumption Fast access time 5
6 NAND Flash Memory Non-volatility No in-place updates Shock resistance Reads & writes operate at different granularity than erasures Low power consumption Fast access time 6
7 SSD Internals 7
8 SSD Internals 8
9 SSD Internals 9
10 SSD Internals 10
11 SSD Internals 11
12 Observations 12
13 PaRT-FTL 13
14 PaRT-FTL 14
15 PaRT-FTL 15
16 PaRT-FTL Buffered pages Page writes for different ways/chips are buffered. 16
17 PaRT-FTL Buffered pages When a block of buffered data is written to each flash chip in Way 1, the write set rotates to Way 2. 17
18 PaRT-FTL Buffered pages 18
19 PaRT-FTL Buffered pages When updating a partially flushed stripe of data, the old pages that are in the buffer are marked as invalid. 19
20 PaRT-FTL Buffered pages 20
21 PaRT-FTL Buffered pages 21
22 PaRT-FTL Buffered pages 22
23 Real-Time Task Model Parameters for a task: # pages in read read request period # pages in write write request period 23
24 Real-Time Task Model Parameters for a task: # pages in read read request period # pages in write write request period A task does not account for the CPU computation time. These tasks exist on the flash translation layer and utilize the NAND bus. 24
25 Real-Time Task Model Parameters for a task: Read capacity: Write capacity: # pages in time to time to read request read a page decode a page 25
26 Real-Time Task Model Parameters for a task: Read capacity: Write capacity: # pages in write request # write time to write a page chips 26
27 Real-Time Task Model 27
28 Real-Time Task Model Encoding task when w > 0: time to encode a page # pages per block # write chips time to write a page 28
29 Real-Time Task Model Encoding task when w > 0: # pages per block write period # pages in write request 29
30 Real-Time Task Model Garbage collection task when w > 0: 30
31 NAND Flash Memory Garbage Collection 1. Write 3 flash pages of Logical Page Numbers (LPN): 0, 1, 2 31
32 NAND Flash Memory Garbage Collection 1. Write 3 flash pages of Logical Page Numbers (LPN): 0, 1, 2 2. Update LPN=0 32
33 NAND Flash Memory Garbage Collection 1. Write 3 flash pages of Logical Page Numbers (LPN): 0, 1, 2 2. Update LPN=0 3. GC triggered to reclaim Block
34 NAND Flash Memory Garbage Collection 1. Write 3 flash pages of Logical Page Numbers (LPN): 0, 1, 2 2. Update LPN=0 3. GC triggered to reclaim Block Copy valid pages in victim block to a free block 34
35 NAND Flash Memory Garbage Collection 1. Write 3 flash pages of Logical Page Numbers (LPN): 0, 1, 2 2. Update LPN=0 3. GC triggered to reclaim Block Copy valid pages in victim block to a free block 5. Erase victim block 35
36 Real-Time Task Model Garbage collection task when w > 0: Over-provisioning 36
37 Real-Time Task Model Garbage collection task when w > 0: Over-provisioning GC victim block 37
38 Real-Time Task Model Garbage collection task when w > 0: time spent copying valid pages and erasing the victim block time before the next block needs to be reclaimed 38
39 Admission Control Read set: Write set: 39
40 Admission Control Read set: time to read a page Write set: minimum read period 40
41 Admission Control Read set: Write set: time to erase a block minimum period in all write, encoding and GC tasks 41
42 Admission Control Simulations # of task sets: 500 # of tasks per task set: 10 Each task makes 1-page read and 3-page write requests per period Periods are calculated based on generated utilizations 42
43 OpenSSD Cosmos Board 43
44 Experimental Results: PaRT-FTL 8 tasks Write requests Read requests 4 tasks make write requests: 12-page writes every 60 msec 4 tasks make read requests: 3-page reads every 15 msec 44
45 Experimental Results: WAO-GC 8 tasks Write requests Read requests 4 tasks make write requests: 12-page writes every 60 msec 4 tasks make read requests: 3-page reads every 15 msec 45
46 Experimental Results 46
47 Conclusion Contributions of PaRT-FTL: An FTL design that takes advantage of internal parallelism in SSDs A real-time task model for read and write requests on multiple flash chips Bounded and low-latency read requests that are not blocked by write requests or garbage collection 47
48 Thank you! 48
Partitioned Real-Time NAND Flash Storage
Partitioned Real-Time NAND Flash Storage Katherine Missimer Boston University kzhao@cs.bu.edu Richard West Boston University richwest@cs.bu.edu Abstract This paper addresses the problem of guaranteeing
More informationA Buffer Replacement Algorithm Exploiting Multi-Chip Parallelism in Solid State Disks
A Buffer Replacement Algorithm Exploiting Multi-Chip Parallelism in Solid State Disks Jinho Seol, Hyotaek Shim, Jaegeuk Kim, and Seungryoul Maeng Division of Computer Science School of Electrical Engineering
More informationOptimizing Translation Information Management in NAND Flash Memory Storage Systems
Optimizing Translation Information Management in NAND Flash Memory Storage Systems Qi Zhang 1, Xuandong Li 1, Linzhang Wang 1, Tian Zhang 1 Yi Wang 2 and Zili Shao 2 1 State Key Laboratory for Novel Software
More informationSolid State Drives (SSDs) Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University
Solid State Drives (SSDs) Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Memory Types FLASH High-density Low-cost High-speed Low-power High reliability
More informationContents. Acknowledgments... xi. Foreword 1... xiii Pierre FICHEUX. Foreword 2... xv Maryline CHETTO. Part 1. Introduction... 1
Contents Acknowledgments... xi Foreword 1... xiii Pierre FICHEUX Foreword 2... xv Maryline CHETTO Part 1. Introduction... 1 Chapter 1. General Introduction... 3 1.1. The outburst of digital data... 3 1.2.
More informationI/O Devices & SSD. Dongkun Shin, SKKU
I/O Devices & SSD 1 System Architecture Hierarchical approach Memory bus CPU and memory Fastest I/O bus e.g., PCI Graphics and higherperformance I/O devices Peripheral bus SCSI, SATA, or USB Connect many
More informationPage Mapping Scheme to Support Secure File Deletion for NANDbased Block Devices
Page Mapping Scheme to Support Secure File Deletion for NANDbased Block Devices Ilhoon Shin Seoul National University of Science & Technology ilhoon.shin@snut.ac.kr Abstract As the amount of digitized
More informationTutorial FTL. Jinyong Computer Systems Laboratory Sungkyunkwan University
Tutorial FTL Jinyong Ha(jinyongha@csl.skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Contents NAND Flash Memory NAND Flash Operation NAND Flash Configuration NAND Controller
More informationVSSIM: Virtual Machine based SSD Simulator
29 th IEEE Conference on Mass Storage Systems and Technologies (MSST) Long Beach, California, USA, May 6~10, 2013 VSSIM: Virtual Machine based SSD Simulator Jinsoo Yoo, Youjip Won, Joongwoo Hwang, Sooyong
More informationFlash Memory Based Storage System
Flash Memory Based Storage System References SmartSaver: Turning Flash Drive into a Disk Energy Saver for Mobile Computers, ISLPED 06 Energy-Aware Flash Memory Management in Virtual Memory System, islped
More informationBPCLC: An Efficient Write Buffer Management Scheme for Flash-Based Solid State Disks
BPCLC: An Efficient Write Buffer Management Scheme for Flash-Based Solid State Disks Hui Zhao 1, Peiquan Jin *1, Puyuan Yang 1, Lihua Yue 1 1 School of Computer Science and Technology, University of Science
More informationNAND Flash-based Storage. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University
NAND Flash-based Storage Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Today s Topics NAND flash memory Flash Translation Layer (FTL) OS implications
More informationSSD Firmware Implementation Project Lab. #6
SSD Firmware Implementation Project Lab. #6 Sang Phil Lim (lsfeel0204@gmail.com) SKKU VLDB Lab. 2011 05 19 Lab. Time Schedule Lab. Title #1 FTL Simulator Development Guide #2 FTL Simulation Guide #3 Project
More informationTutorial FTL. Sejun Kwon Computer Systems Laboratory Sungkyunkwan University
Tutorial FTL Sejun Kwon Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Contents NAND Flash Memory NAND Flash Operation NAND Flash Architecture NAND Controller Tutorial FTL ICE3028:
More informationNAND Flash-based Storage. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University
NAND Flash-based Storage Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Today s Topics NAND flash memory Flash Translation Layer (FTL) OS implications
More information80 IEEE TRANSACTIONS ON COMPUTERS, VOL. 60, NO. 1, JANUARY Flash-Aware RAID Techniques for Dependable and High-Performance Flash Memory SSD
80 IEEE TRANSACTIONS ON COMPUTERS, VOL. 60, NO. 1, JANUARY 2011 Flash-Aware RAID Techniques for Dependable and High-Performance Flash Memory SSD Soojun Im and Dongkun Shin, Member, IEEE Abstract Solid-state
More informationLinux Kernel Abstractions for Open-Channel SSDs
Linux Kernel Abstractions for Open-Channel SSDs Matias Bjørling Javier González, Jesper Madsen, and Philippe Bonnet 2015/03/01 1 Market Specific FTLs SSDs on the market with embedded FTLs targeted at specific
More informationStorage Systems : Disks and SSDs. Manu Awasthi July 6 th 2018 Computer Architecture Summer School 2018
Storage Systems : Disks and SSDs Manu Awasthi July 6 th 2018 Computer Architecture Summer School 2018 Why study storage? Scalable High Performance Main Memory System Using Phase-Change Memory Technology,
More informationNAND Flash-based Storage. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University
NAND Flash-based Storage Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Today s Topics NAND flash memory Flash Translation Layer (FTL) OS implications
More informationNAND Flash-based Storage. Computer Systems Laboratory Sungkyunkwan University
NAND Flash-based Storage Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Today s Topics NAND flash memory Flash Translation Layer (FTL) OS implications
More informationData Organization and Processing
Data Organization and Processing Indexing Techniques for Solid State Drives (NDBI007) David Hoksza http://siret.ms.mff.cuni.cz/hoksza Outline SSD technology overview Motivation for standard algorithms
More informationDesign of Flash-Based DBMS: An In-Page Logging Approach
SIGMOD 07 Design of Flash-Based DBMS: An In-Page Logging Approach Sang-Won Lee School of Info & Comm Eng Sungkyunkwan University Suwon,, Korea 440-746 wonlee@ece.skku.ac.kr Bongki Moon Department of Computer
More informationDelayed Partial Parity Scheme for Reliable and High-Performance Flash Memory SSD
Delayed Partial Parity Scheme for Reliable and High-Performance Flash Memory SSD Soojun Im School of ICE Sungkyunkwan University Suwon, Korea Email: lang33@skku.edu Dongkun Shin School of ICE Sungkyunkwan
More informationParaFS: A Log-Structured File System to Exploit the Internal Parallelism of Flash Devices
ParaFS: A Log-Structured File System to Exploit the Internal Parallelism of Devices Jiacheng Zhang, Jiwu Shu, Youyou Lu Tsinghua University 1 Outline Background and Motivation ParaFS Design Evaluation
More informationStorage Architecture and Software Support for SLC/MLC Combined Flash Memory
Storage Architecture and Software Support for SLC/MLC Combined Flash Memory Soojun Im and Dongkun Shin Sungkyunkwan University Suwon, Korea {lang33, dongkun}@skku.edu ABSTRACT We propose a novel flash
More informationA Memory Management Scheme for Hybrid Memory Architecture in Mission Critical Computers
A Memory Management Scheme for Hybrid Memory Architecture in Mission Critical Computers Soohyun Yang and Yeonseung Ryu Department of Computer Engineering, Myongji University Yongin, Gyeonggi-do, Korea
More informationUnderstanding the Relation between the Performance and Reliability of NAND Flash/SCM Hybrid Solid- State Drive
Understanding the Relation between the Performance and Reliability of NAND Flash/SCM Hybrid Solid- State Drive Abstract: A NAND flash memory/storage-class memory (SCM) hybrid solid-state drive (SSD) can
More informationSOS : Software-based Out-of-Order Scheduling for High-Performance NAND Flash-Based SSDs
SOS : Software-based Out-of-Order Scheduling for High-Performance NAND Flash-Based SSDs Sangwook Shane Hahn, Sungjin Lee and Jihong Kim Computer Architecture & Embedded Systems Laboratory School of Computer
More informationBaoping Wang School of software, Nanyang Normal University, Nanyang , Henan, China
doi:10.21311/001.39.7.41 Implementation of Cache Schedule Strategy in Solid-state Disk Baoping Wang School of software, Nanyang Normal University, Nanyang 473061, Henan, China Chao Yin* School of Information
More informationShiqin Yan, Huaicheng Li, Mingzhe Hao, Michael Hao Tong, Swaminathan Sundararaman *, Andrew Chien, and Haryadi S. Gunawi
Shiqin Yan, Huaicheng Li, Mingzhe Hao, Michael Hao Tong, Swaminathan Sundararaman *, Andrew Chien, and Haryadi S. Gunawi * 2 if your read is stuck behind an erase you may have wait 10s of milliseconds.
More informationChapter 14 HARD: Host-Level Address Remapping Driver for Solid-State Disk
Chapter 14 HARD: Host-Level Address Remapping Driver for Solid-State Disk Young-Joon Jang and Dongkun Shin Abstract Recent SSDs use parallel architectures with multi-channel and multiway, and manages multiple
More informationSSD Garbage Collection Detection and Management with Machine Learning Algorithm 1
, pp.197-206 http//dx.doi.org/10.14257/ijca.2018.11.4.18 SSD Garbage Collection Detection and Management with Machine Learning Algorithm 1 Jung Kyu Park 1 and Jaeho Kim 2* 1 Department of Computer Software
More informationImproving MLC flash performance and endurance with Extended P/E Cycles
Improving MLC flash performance and endurance with Extended P/E Cycles Fabio Margaglia, André Brinkmann Johannes Gutenberg University, Mainz, Germany Motivation Flash wear out is dependent on the number
More informationLAST: Locality-Aware Sector Translation for NAND Flash Memory-Based Storage Systems
: Locality-Aware Sector Translation for NAND Flash Memory-Based Storage Systems Sungjin Lee, Dongkun Shin, Young-Jin Kim and Jihong Kim School of Information and Communication Engineering, Sungkyunkwan
More informationCooperating Write Buffer Cache and Virtual Memory Management for Flash Memory Based Systems
Cooperating Write Buffer Cache and Virtual Memory Management for Flash Memory Based Systems Liang Shi, Chun Jason Xue and Xuehai Zhou Joint Research Lab of Excellence, CityU-USTC Advanced Research Institute,
More informationA Semi Preemptive Garbage Collector for Solid State Drives. Junghee Lee, Youngjae Kim, Galen M. Shipman, Sarp Oral, Feiyi Wang, and Jongman Kim
A Semi Preemptive Garbage Collector for Solid State Drives Junghee Lee, Youngjae Kim, Galen M. Shipman, Sarp Oral, Feiyi Wang, and Jongman Kim Presented by Junghee Lee High Performance Storage Systems
More informationA File-System-Aware FTL Design for Flash Memory Storage Systems
1 A File-System-Aware FTL Design for Flash Memory Storage Systems Po-Liang Wu, Yuan-Hao Chang, Po-Chun Huang, and Tei-Wei Kuo National Taiwan University 2 Outline Introduction File Systems Observations
More informationSSD (Solid State Disk)
SSD (Solid State Disk) http://en.wikipedia.org/wiki/solid-state_drive SSD (Solid State Disk) drives Most SSD drives gives very good performance 4x ~ 100x No noise, low weight, power and heat generation
More informationCollege of Computer & Information Science Spring 2010 Northeastern University 12 March 2010
College of Computer & Information Science Spring 21 Northeastern University 12 March 21 CS 76: Intensive Computer Systems Scribe: Dimitrios Kanoulas Lecture Outline: Disk Scheduling NAND Flash Memory RAID:
More informationA Survey on NAND Flash Memory Controller Using FPGA
A Survey on NAND Flash Memory Controller Using FPGA Vijay Kumar Magraiya 1,Koushel Agarwal 2 Assistant Professor,SRCEM Gwalior, vijay.magraiya@gmail.com Research Scholar,SRCEM, Gwalior, Koushel_agarwal@yahoo.co.in
More informationCBM: A Cooperative Buffer Management for SSD
3 th International Conference on Massive Storage Systems and Technology (MSST 4) : A Cooperative Buffer Management for SSD Qingsong Wei, Cheng Chen, Jun Yang Data Storage Institute, A-STAR, Singapore June
More informationExperimental Results of Implementing NV Me-based Open Channel SSDs
Experimental Results of Implementing NV Me-based Open Channel SSDs Sangjin Lee, Yong Ho Song Hanyang University, Seoul, Korea Santa Clara, CA 1 OpenSSD Project Open source SSD for search and education
More informationStorage Systems : Disks and SSDs. Manu Awasthi CASS 2018
Storage Systems : Disks and SSDs Manu Awasthi CASS 2018 Why study storage? Scalable High Performance Main Memory System Using Phase-Change Memory Technology, Qureshi et al, ISCA 2009 Trends Total amount
More informationMiddleware and Flash Translation Layer Co-Design for the Performance Boost of Solid-State Drives
Middleware and Flash Translation Layer Co-Design for the Performance Boost of Solid-State Drives Chao Sun 1, Asuka Arakawa 1, Ayumi Soga 1, Chihiro Matsui 1 and Ken Takeuchi 1 1 Chuo University Santa Clara,
More informationPresented by: Nafiseh Mahmoudi Spring 2017
Presented by: Nafiseh Mahmoudi Spring 2017 Authors: Publication: Type: ACM Transactions on Storage (TOS), 2016 Research Paper 2 High speed data processing demands high storage I/O performance. Flash memory
More informationMQSim: A Framework for Enabling Realistic Studies of Modern Multi-Queue SSD Devices
MQSim: A Framework for Enabling Realistic Studies of Modern Multi-Queue SSD Devices Arash Tavakkol, Juan Gómez-Luna, Mohammad Sadrosadati, Saugata Ghose, Onur Mutlu February 13, 2018 Executive Summary
More informationToward SLO Complying SSDs Through OPS Isolation
Toward SLO Complying SSDs Through OPS Isolation October 23, 2015 Hongik University UNIST (Ulsan National Institute of Science & Technology) Sam H. Noh 1 Outline Part 1: FAST 2015 Part 2: Beyond FAST 2
More informationOpen-Channel SSDs Offer the Flexibility Required by Hyperscale Infrastructure Matias Bjørling CNEX Labs
Open-Channel SSDs Offer the Flexibility Required by Hyperscale Infrastructure Matias Bjørling CNEX Labs 1 Public and Private Cloud Providers 2 Workloads and Applications Multi-Tenancy Databases Instance
More informationPerformance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices
Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices Sooyong Kang, Sungmin Park, Hoyoung Jung, Hyoki Shim, and Jaehyuk Cha IEEE TRANSACTIONS ON COMPUTERS, VOL. 8, NO.,
More information[537] Flash. Tyler Harter
[537] Flash Tyler Harter Flash vs. Disk Disk Overview I/O requires: seek, rotate, transfer Inherently: - not parallel (only one head) - slow (mechanical) - poor random I/O (locality around disk head) Random
More informationOSSD: A Case for Object-based Solid State Drives
MSST 2013 2013/5/10 OSSD: A Case for Object-based Solid State Drives Young-Sik Lee Sang-Hoon Kim, Seungryoul Maeng, KAIST Jaesoo Lee, Chanik Park, Samsung Jin-Soo Kim, Sungkyunkwan Univ. SSD Desktop Laptop
More informationCS24: INTRODUCTION TO COMPUTING SYSTEMS. Spring 2017 Lecture 13
CS24: INTRODUCTION TO COMPUTING SYSTEMS Spring 2017 Lecture 13 COMPUTER MEMORY So far, have viewed computer memory in a very simple way Two memory areas in our computer: The register file Small number
More informationCould We Make SSDs Self-Healing?
Could We Make SSDs Self-Healing? Tong Zhang Electrical, Computer and Systems Engineering Department Rensselaer Polytechnic Institute Google/Bing: tong rpi Santa Clara, CA 1 Introduction and Motivation
More informationSFS: Random Write Considered Harmful in Solid State Drives
SFS: Random Write Considered Harmful in Solid State Drives Changwoo Min 1, 2, Kangnyeon Kim 1, Hyunjin Cho 2, Sang-Won Lee 1, Young Ik Eom 1 1 Sungkyunkwan University, Korea 2 Samsung Electronics, Korea
More informationHBM: A HYBRID BUFFER MANAGEMENT SCHEME FOR SOLID STATE DISKS GONG BOZHAO A THESIS SUBMITTED FOR THE DEGREE OF MASTER OF SCIENCE
HBM: A HYBRID BUFFER MANAGEMENT SCHEME FOR SOLID STATE DISKS GONG BOZHAO A THESIS SUBMITTED FOR THE DEGREE OF MASTER OF SCIENCE DEPARTMENT OF COMPUTER SCIENCE NATIONAL UNIVERSITY OF SINGAPORE June 2010
More informationBROMS: Best Ratio of MLC to SLC
BROMS: Best Ratio of MLC to SLC Wei Wang 1, Tao Xie 2, Deng Zhou 1 1 Computational Science Research Center, San Diego State University 2 Computer Science Department, San Diego State University Partitioned
More informationHEC: Improving Endurance of High Performance Flash-based Cache Devices
HEC: Improving Endurance of High Performance Flash-based Devices Jingpei Yang, Ned Plasson, Greg Gillis, Nisha Talagala, Swaminathan Sundararaman, Robert Wood Why Flash Caching? Host Processor Host Processor
More informationA Caching-Oriented FTL Design for Multi-Chipped Solid-State Disks. Yuan-Hao Chang, Wei-Lun Lu, Po-Chun Huang, Lue-Jane Lee, and Tei-Wei Kuo
A Caching-Oriented FTL Design for Multi-Chipped Solid-State Disks Yuan-Hao Chang, Wei-Lun Lu, Po-Chun Huang, Lue-Jane Lee, and Tei-Wei Kuo 1 June 4, 2011 2 Outline Introduction System Architecture A Multi-Chipped
More informationOpenSSD Platform Simulator to Reduce SSD Firmware Test Time. Taedong Jung, Yongmyoung Lee, Ilhoon Shin
OpenSSD Platform Simulator to Reduce SSD Firmware Test Time Taedong Jung, Yongmyoung Lee, Ilhoon Shin Department of Electronic Engineering, Seoul National University of Science and Technology, South Korea
More informationUCS Invicta: A New Generation of Storage Performance. Mazen Abou Najm DC Consulting Systems Engineer
UCS Invicta: A New Generation of Storage Performance Mazen Abou Najm DC Consulting Systems Engineer HDDs Aren t Designed For High Performance Disk 101 Can t spin faster (200 IOPS/Drive) Can t seek faster
More information1SR-P Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:
1SR-P Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of Contents 2.5 PATA SSD 1SR-P LIST OF FIGURES... 6 1. PRODUCT OVERVIEW...
More informationA Flash Scheduling Strategy for Current Capping in Multi-Power-Mode SSDs
A Flash Scheduling Strategy for Current Capping in Multi-Power-Mode SSDs Li-Pin Chang, Chia-Hsiang Cheng, and Kai-Hsiang Lin Department of Computer Science National Chiao-Tung University, Taiwan Presented
More informationSub-block Wear-leveling for NAND Flash
IBM Research Zurich March 6, 2 Sub-block Wear-leveling for NAND Flash Roman Pletka, Xiao-Yu Hu, Ilias Iliadis, Roy Cideciyan, Theodore Antonakopoulos Work done in collaboration with University of Patras
More informationOptimizing Flash-based Key-value Cache Systems
Optimizing Flash-based Key-value Cache Systems Zhaoyan Shen, Feng Chen, Yichen Jia, Zili Shao Department of Computing, Hong Kong Polytechnic University Computer Science & Engineering, Louisiana State University
More informationSHRD: Improving Spatial Locality in Flash Storage Accesses by Sequentializing in Host and Randomizing in Device
SHRD: Improving Spatial Locality in Flash Storage Accesses by Sequentializing in Host and Randomizing in Device Hyukjoong Kim 1, Dongkun Shin 1, Yun Ho Jeong 2 and Kyung Ho Kim 2 1 Samsung Electronics
More informationS-FTL: An Efficient Address Translation for Flash Memory by Exploiting Spatial Locality
S-FTL: An Efficient Address Translation for Flash Memory by Exploiting Spatial Locality Song Jiang, Lei Zhang, Xinhao Yuan, Hao Hu, and Yu Chen Department of Electrical and Computer Engineering Wayne State
More informationSSD-based Information Retrieval Systems
Efficient Online Index Maintenance for SSD-based Information Retrieval Systems Ruixuan Li, Xuefan Chen, Chengzhou Li, Xiwu Gu, Kunmei Wen Huazhong University of Science and Technology Wuhan, China SSD
More informationTechnology Advancement in SSDs and Related Ecosystem Changes
Technology Advancement in SSDs and Related Ecosystem Changes Sanjeev Kumar/ Ravish Sharma Software Product Engineering, HiTech, Tata Consultancy Services 27 May 2016 1 SDC India 2016 Agenda Disruptive
More informationCFTL: A Convertible Flash Translation Layer with Consideration of Data Access Patterns. Technical Report
: A Convertible Flash Translation Layer with Consideration of Data Access Patterns Technical Report Department of Computer Science and Engineering University of Minnesota 4-9 EECS Building Union Street
More informationPlugging versus Logging: A New Approach to Write Buffer Management for Solid-State Disks
Plugging versus Logging: A New Approach to Write Buffer Management for Solid-State Disks Li-Pin Chang, You-Chiuan Su Department of Computer Science National Chiao-Tung University The 48-th Design Automation
More informationSSD-based Information Retrieval Systems
HPCC 2012, Liverpool, UK Efficient Online Index Maintenance for SSD-based Information Retrieval Systems Ruixuan Li, Xuefan Chen, Chengzhou Li, Xiwu Gu, Kunmei Wen Huazhong University of Science and Technology
More informationMemory technology and optimizations ( 2.3) Main Memory
Memory technology and optimizations ( 2.3) 47 Main Memory Performance of Main Memory: Latency: affects Cache Miss Penalty» Access Time: time between request and word arrival» Cycle Time: minimum time between
More informationA Self Learning Algorithm for NAND Flash Controllers
A Self Learning Algorithm for NAND Flash Controllers Hao Zhi, Lee Firmware Manager Core Storage Electronics Corp./Phison Electronics Corp. haozhi_lee@phison.com Santa Clara, CA 1 Outline Basic FW Architecture
More informationMaximizing Data Center and Enterprise Storage Efficiency
Maximizing Data Center and Enterprise Storage Efficiency Enterprise and data center customers can leverage AutoStream to achieve higher application throughput and reduced latency, with negligible organizational
More informationIntroduction to Open-Channel Solid State Drives
Introduction to Open-Channel Solid State Drives Matias Bjørling Director, Solid-State System Software August 7th, 28 Forward-Looking Statements Safe Harbor Disclaimers This presentation contains forward-looking
More informationWorkload-Aware Elastic Striping With Hot Data Identification for SSD RAID Arrays
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 36, NO. 5, MAY 2017 815 Workload-Aware Elastic Striping With Hot Data Identification for SSD RAID Arrays Yongkun Li,
More informationFlashBlox: Achieving Both Performance Isolation and Uniform Lifetime for Virtualized SSDs
FlashBlox: Achieving Both Performance Isolation and Uniform Lifetime for Virtualized SSDs Jian Huang Anirudh Badam Laura Caulfield Suman Nath Sudipta Sengupta Bikash Sharma Moinuddin K. Qureshi Flash Has
More informationUNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Computer Architecture ECE 568
UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Computer Architecture ECE 568 Part 6 Input/Output Israel Koren ECE568/Koren Part.6. CPU performance keeps increasing 26 72-core Xeon
More informationPower Analysis for Flash Memory SSD. Dongkun Shin Sungkyunkwan University
Power Analysis for Flash Memory SSD Dongkun Shin Sungkyunkwan University dongkun@skku.edu Introduction SSD requires low power/energy than does HDD. attractive to mobile systems and power-hungry data centers
More informationNAND Interleaving & Performance
NAND Interleaving & Performance What You Need to Know Presented by: Keith Garvin Product Architect, Datalight August 2008 1 Overview What is interleaving, why do it? Bus Level Interleaving Interleaving
More informationNAND Flash Architectures Reducing Write Amplification Through Multi-Write Codes
NAND Flash Architectures Reducing Write Amplification Through Multi-Write Codes Saher Odeh Yuval Cassuto Technion-EE MSST 2014 June 6 th Main Objective Improve device performance - speed, power and lifetime
More informationPurity: building fast, highly-available enterprise flash storage from commodity components
Purity: building fast, highly-available enterprise flash storage from commodity components J. Colgrove, J. Davis, J. Hayes, E. Miller, C. Sandvig, R. Sears, A. Tamches, N. Vachharajani, and F. Wang 0 Gala
More informationCompression Support for Flash Translation Layer
Compression Support for Flash Translation Layer Youngjo Park and Jin-Soo Kim Department of Embedded Software Sungkyunkwan University (SKKU), Suwon 440-746, South Korea { thepark, jinsookim } @ skku.edu
More informationSUPA: A Single Unified Read-Write Buffer and Pattern-Change-Aware FTL for the High Performance of Multi-Channel SSD
SUPA: A Single Unified Read-Write Buffer and Pattern-Change-Aware FTL for the High Performance of Multi-Channel SSD DONGJIN KIM, KYU HO PARK, and CHAN-HYUN YOUN, KAIST To design the write buffer and flash
More informationComputer Architecture 计算机体系结构. Lecture 6. Data Storage and I/O 第六讲 数据存储和输入输出. Chao Li, PhD. 李超博士
Computer Architecture 计算机体系结构 Lecture 6. Data Storage and I/O 第六讲 数据存储和输入输出 Chao Li, PhD. 李超博士 SJTU-SE346, Spring 2018 Review Memory hierarchy Cache and virtual memory Locality principle Miss cache, victim
More informationPerformance Benefits of Running RocksDB on Samsung NVMe SSDs
Performance Benefits of Running RocksDB on Samsung NVMe SSDs A Detailed Analysis 25 Samsung Semiconductor Inc. Executive Summary The industry has been experiencing an exponential data explosion over the
More informationCS311 Lecture 21: SRAM/DRAM/FLASH
S 14 L21-1 2014 CS311 Lecture 21: SRAM/DRAM/FLASH DARM part based on ISCA 2002 tutorial DRAM: Architectures, Interfaces, and Systems by Bruce Jacob and David Wang Jangwoo Kim (POSTECH) Thomas Wenisch (University
More informationRaising QLC Reliability in All-Flash Arrays
Raising QLC Reliability in All-Flash Arrays Jeff Yang Principal Engineer Storage Research Dept. Silicon Motion, Inc. Santa Clara, CA 1 QLC Characteristics (Estimation) QLC Endurance: 1~3K P/E.(limited
More informationUniversity of Kaiserslautern Department of Computer Science Database and Information Systems. Caching for flash-based databases
University of Kaiserslautern Department of Computer Science Database and Information Systems Caching for flash-based databases Summer Semester 2013 Table of Contents Abstract.......................................................
More informationBCStore: Bandwidth-Efficient In-memory KV-Store with Batch Coding. Shenglong Li, Quanlu Zhang, Zhi Yang and Yafei Dai Peking University
BCStore: Bandwidth-Efficient In-memory KV-Store with Batch Coding Shenglong Li, Quanlu Zhang, Zhi Yang and Yafei Dai Peking University Outline Introduction and Motivation Our Design System and Implementation
More informationMemory Modem TM FTL Architecture for 1Xnm / 2Xnm MLC and TLC Nand Flash. Hanan Weingarten, CTO, DensBits Technologies
Memory Modem TM FTL Architecture for 1Xnm / 2Xnm MLC and TLC Nand Flash Hanan Weingarten, CTO, DensBits Technologies August 21, 2012 1 Outline Requirements 1xnm/2xnm TLC NAND Flash Reliability Challenges
More informationMTD Based Compressed Swapping for Embedded Linux.
MTD Based Compressed Swapping for Embedded Linux. Alexander Belyakov, alexander.belyakov@intel.com http://mtd-mods.wiki.sourceforge.net/mtd+based+compressed+swapping Introduction and Motivation Memory
More informationComputer Architecture and System Software Lecture 09: Memory Hierarchy. Instructor: Rob Bergen Applied Computer Science University of Winnipeg
Computer Architecture and System Software Lecture 09: Memory Hierarchy Instructor: Rob Bergen Applied Computer Science University of Winnipeg Announcements Midterm returned + solutions in class today SSD
More informationUNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Computer Architecture ECE 568
UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Computer Architecture ECE 568 Part 6 Input/Output Israel Koren ECE568/Koren Part.6. Motivation: Why Care About I/O? CPU Performance:
More informationCSCI-GA Database Systems Lecture 8: Physical Schema: Storage
CSCI-GA.2433-001 Database Systems Lecture 8: Physical Schema: Storage Mohamed Zahran (aka Z) mzahran@cs.nyu.edu http://www.mzahran.com View 1 View 2 View 3 Conceptual Schema Physical Schema 1. Create a
More informationWhite Paper: Understanding the Relationship Between SSD Endurance and Over-Provisioning. Solid State Drive
White Paper: Understanding the Relationship Between SSD Endurance and Over-Provisioning Solid State Drive 2 Understanding the Relationship Between Endurance and Over-Provisioning Each of the cells inside
More informationImplementation of metadata logging and power loss recovery for page-mapping FTL
LETTER IEICE Electronics Express, Vol.10, No.11, 1 6 Implementation of metadata logging and power loss recovery for page-mapping FTL Seung-Ho Lim a) 1 Hankuk University of Foreign Studies, 89 Wangsan-ri,
More informationOpen-Channel SSDs Then. Now. And Beyond. Matias Bjørling, March 22, Copyright 2017 CNEX Labs
Open-Channel SSDs Then. Now. And Beyond. Matias Bjørling, March 22, 2017 What is an Open-Channel SSD? Then Now - Physical Page Addressing v1.2 - LightNVM Subsystem - Developing for an Open-Channel SSD
More informationCascade Mapping: Optimizing Memory Efficiency for Flash-based Key-value Caching
Cascade Mapping: Optimizing Memory Efficiency for Flash-based Key-value Caching Kefei Wang and Feng Chen Louisiana State University SoCC '18 Carlsbad, CA Key-value Systems in Internet Services Key-value
More informationAnalysis, Modeling and Design of Flash-based Solid-State Drives
Analysis, Modeling and Design of Flash-based Solid-State Drives A dissertation presented by Simona Boboila to the Faculty of the Graduate School of the College of Computer and Information Science in partial
More information