Department of Electrical and Computer Engineering. PED: A Graphical Process Editor for FABRICS-I1

Size: px
Start display at page:

Download "Department of Electrical and Computer Engineering. PED: A Graphical Process Editor for FABRICS-I1"

Transcription

1 Department of Electrical and Computer Engineering PED: A Graphical Process Editor for FABRICS-I1 Kah-Kuen Low

2 PED: A Graphical Process Editor for FABRICS-I1 Kah-Kuen Low Department of Electrical and Computer Engineering Carnegie-Mellon University Pittsburgh, Pennsylvania May 1985 Submitted in partial fulfillment of the requirements for the degree of Master of Science in Computer Engineering. This research was supported by Semiconductor Research Corporation under contract number

3 Abstract An interactive graphical process editor which provides an efficient means for entering descriptions of IC fabrication processes to the process simulator FABRICS-11 has been developed. It has been successfully incorporated into an integrated process simulation system which can be used in computer aided design and development of Ic fabrication processes. A general purpose user-interface system and a device independent graphics package have also been implemented for use in the process editor.

4 2 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICS-11 Acknowledgements First of all, I would like to thank my advisor, Professor Steve Director, for his invaluable guidance and support in this project. I am also most grateful to Professors Andrzej Strojwas and Bob Wedig for serving on my thesis committee. I would like to express my gratitude to my colleagues in the CAD group for much help in the past one and a half years. I am particularly indebted to Sani Nassif for his many useful suggestions and ideas. I am also thankful to Patrick Kager, who developed PI/c, and with whom I worked very closely in this project. My thanks also go to my past and present office mates, especially Peter Odryna, P.K. Mozumder, and Mark Beardslee. In addition, I am grateful to Mike Trick, Mike Bushnell, and Dave Lapotin. Last, but not least, I would like to thank Christine for her constant encouragement, patience, and understanding.

5 TABLE OF CONTENTS Table of Contents I 1. Introduction 1.l. A Brief Description of FABRICS-I The Integrated Process Simulation System 1.3. Thesis Outline 2. Process Editor Design Considerations 2.1. Functional Capabilities Specification of Fabrication Process Steps Communication with the Process Interpreter/Compiler Display of Profiles Miscellaneous Functions 2.2. User Interaction Style 3. Implementation and Internal Structure 3.1. Implementation Guidelines 3.2. An Overview of PED's Internal Structure 3.3. User-Interface Data Structures Utility Functions Database Management Screen Organization and Interaction Style 3.4. Process Step Database Manager Data Structures Maintenance Routines 3.5. Mask Editor Mask Record Manipulation Functions 3.6. Profile Plotter Impurity Profile Graphs Cross-sectional Contours 3.7. Graphics Package Brief Background on GKS Implementation 3.8. The Filer and Help Modules Filer On-line Help

6 11 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICS-I1 4. Example 5. Summary 5.1. Conclusions 5.2. Future Extensions Appendix A. PED User's Guide

7 LIST OF FIGURES List of Figures Figure 1-1: Figure 1-2: Figure 1-3: Figure 1-4: Figure 2-1: Figure 3-1: Figure 3-2: Figure 3-3: Figure 3-4: Figure 3-5: Figure 3-8: Figure 3-7: Figure 41: -Figure 42: Figure 43: Figure 44: Figure 45: Figure 48: Figure 47: Figure 48: Block Diagram of the FABl Process Simulator Block Diagram of the FAs2 Device Simulator A Typical User Session with the System The Integrated Process Simulation System A Typical Functionality Tree Block Diagram of the Process Editor Screen Layout of a Typical Menu Screen Layout of a Typical Form Lithographic Masks Created Using the Mask Editor Graphs of Impurity Concentration versus Depth Path-Tracing Algorithm Cross-sectional View of Equiconcentration Contours Initial Sequence of Process Steps Masks of a Simple Enhancement Transistor A cross-sectional View of the Transistor (The values on the contours indicate log10 of ~mpurity concentration) Shorting of the Transistor's Source and Drain Effect of the Source/Drain Implantation Energy Addition of a Depletion Transistor Modified Sequence of the Process Steps (To Include Steps for the Creation of the Depletion Devwe) Cross-sectional View of the Depletion Transistor

8 INTRODUCTION Chapter 1 Introduction Process simulators have proven to be invaluable in the design of vl;si systems. By modeling and simulating Ic fabrication lines, they provide the circuit device characteristics necessary in the verification, performance evaluation, and optimization of VLSI circuits. In order to simulate a particular fabrication process accurately, the process simulator must have sufficient knowledge about the characteristics of that process. Consequently, mechanisms are needed to acquire from the designer the characteristics of the fabrication process he or she is interested in simulating. - In this thesis, we present a new CAD tool, known as a process editor (PED), that provides an environment in which the process engineer can easily enter a description of the 1 nominal characteristics of an IC fabrication process. The process editor is useful whenever a process simulator needs to be informed of a new (previously not known to the process simulator) IC fabrication process or an existing (known) process that has been modified. Coupled with a process simulator and a process interpreter, the process editor can be used by the process engineer to design and refine an IC fabrication process. An IC manufacturing line is considered by the process editor to be a sequence of process I steps, each with a corresponding set of parameters. A step is a manufacturing operation such as ion implantation which is performed on the wafers being fabricated and is defined in terms of parameters such as implantation time and dose. The process editor allows the designer to enter and edit interactively a sequence of process steps and their associated parameters within a fabrication process. It uses graphical techniques extensively to acquire from the user information about the nominal masks of typical 'gy nominal, we mean the desired values for correct operation.

9 4 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICS-I1 devices that are manufactured in the process and to display impurity profiles that are generated by the process simulator. In order to allow for an efficient use of the system, a robust user-interaction scheme is employed in the process editor. The process editor has been used successfully in an integrated process simulation system. This system consists of PED, the process interpreter/compiler (PI/C) [7], and the statistical process simulator FABRICS-K~ [2] [3]. In a subsequent section, we will briefly describe the goals and motivation of the system and the roles of each of its components A Brief Description of FABRICS-11 Before we proceed to discuss how the process editor can be used in the proposed integrated process simulation system, it is necessary to have an understanding of the methodology and implementation of FABRICS-II. FABRICS-Kt differs from other process and device simulators, such as SUPREM [5] or PRIDE [13], in that it takes into account the stochastic nature of the IC fabrication process. Moreover, it incorporates a device simulator that generates device model parameters such as transistor threshold voltages which are used in circuit simulators. These important features enable FABRICS-Kt to accurately mimic the behavior of a real IC fabrication process by generating a range of device parameters for "identical" devices in a VLsI circuit. This spread in values is due to the inherent fluctuations in the manufacturing process. Since FABRICS-II uses a mixture of analytical and numerical fabrication process models, it offers substantially faster simulation time than that of a simulator which uses numerical models, while incurring very little loss of accuracy. FPRICS-II can be used in conjunction with other CAD tools to verify, optimize, and predict the yield of a VLsI circuit. In particular, FABRICS-I1 has proven to be invaluable in a number of applications including VLSI fault diagnosis systems [12], optimal design of VLSI minicells [lo], and worst case design of integrated circuits [17]. FABRICS-Kt consists of two major components, the process simulator FABl and the device simulator FAB2. The structure of FAEU is illustrated in Fig The core of FABl is a library containing a set of process supervisors, each of which models a particular IC fabrication line by specifying a particular sequence of process steps. For each of the

10 INTRODUCTION 5 Pr ess Distgrbance 8Laracterlstlcs RNG FABl Physical Process Parameters Main Routine parameters Process Supervisor Library I Oxidation I 1 Diffusion I ' Manufacturing Operation Model Library Figure 1-1: Block Diagram of the F-1 Process Simulator process steps, the process supervisor calls a set of appropriate functions in the fabrication process model library. The input to I?-1 is a set of nominal process parameters and process disturbance characteristics. Process parameters are nominal parameters such as time and temperature which characterize process steps. Process disturbances are random variations of processing conditions and material characteristics due to the inherent stochastic nature of the IC fabrication process. FABRICSIT assumes these disturbances are independent, normal random variables which are characterized by their moments. Using the process parameters and disturbances, functions called from the fabrication 4 process model library calculate and extract a set of wafer physical parameters such as impurity concentrations which are affected by their actions. The physical parameters generated are subsequently used in the device simulator, FAB2. Fig. 1-2 shows the structure of FAB2 which generates device model parameters using the physical parameters produced by FABl and device dimensions. Device dimensions are computed from nominal values which are available either as layouts in CIF format or as SPICE input parameters and their corresponding disturbances. The device model parameters extracted can be used in circuit simulators as described previously.

11 6 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICS-I1 Physical Parameters Layout RNG Disturbance Characterlst~cs Device Dimensions I FAB2 - Main Routine I Device Model Library Model Parameters Simulator Parasitics Extractor I Circuit Extractor I Figure 1-2: Block Diagram of the FABZ Device Simulator 1.2. The Integrated Process Simulation System Having described FABRICS-II, we will now discuss the integrated process simulation system. The main objective of this system is to simplify the task of the process engineer in creating or modifying FABRICS-I1 process supervisors by providing an environment in which the supervisors are generated automatically. As mentioned above, in order to be able to simulate a wide range of IC fabrication lines, FABRICS-a needs to maintain a library of process supervisors, each of which corresponds to a particular process. i Although the structure of FABRICS-II is modular, adding a new process supervisor, or modifying an existing process supervisor, requires not only a detailed understanding of the internal implementation of FABRICS-ll but also knowledge of computer programming techniques. This is because each FABRICS-II process supervisor is implemented as a distinct C language procedure which can be difficult for the designer to write. Thus it is desirable to develop a mechanism that can automatically create new FABRICS-TI process supervisors or modify existing ones.

12 INTRODUCTION a Start Enter Process Steps Process Simulation '-7- Check Impurity Profiles 8 In-Line Parameters Edit Process Steps No I Save Database Figure 1-3: A Typical User Session with the System

13 8 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICS11 The flow chart in Fig. 1-3 illustrates a typical user session with the system. As can be seen from the flow chart, the system provides an environment for interactive and incremental simulation of Ic fabrication processes. sequence of process steps. The process engineer first enters a Next, he or she requests that a process simulation to be performed on those steps. The user may then examine the effects of those steps on the wafer to be manufactured by checking the in-line measurement parameters and impurity profiles obtained from the simulation. The above procedure is repeated with process steps being added or modified until the desired process conditions are satisfied. Hence, the system can be used as a test-bed for the process engineer to design new fabrication processes. This presents a cost-effective way to define a fabrication process because it enables the process engineer to explore various designs rather quickly on a computer without having to set up any experimental fabrication line. E Process Specifications Process Process Editor Process Interpreter/Compiler Supervisor 4 Profiles & - In-Line User Parameters A Fabrication Process Model Library Figure 1-4: The Integrated Process Simulation System With the above motivation, a brief description of the system will now be given. As stated previously, the system consists of PED, PI/C, and FABRICS-11. The process editor apts as the front-end in the proposed system as shown in Fig It provides an efficient interface between the system and the user because of its interactiveness and effective use of graphics. The process editor accepts, from the user, fabrication process specifications and the nominal layout of various devices. It maintains a database of the above information which can be sent to the process interpreter/compiler for interpretation and simulation if requested. The process interpreter/compiler interprets the sequence of process steps and simulates the fabrication process by invoking appropriate functions in the FABRICS-11 process model library. The process editor then receives the simulation

14 INTRODUCTION results from PI/C and uses them to extract and display impurity profiles and in-line measurement parameters such as sheet resistances. If invoked in compilation mode, the process interpreter/compiler generates a new FABRICS-ll process supervisor while simulating the specified fabrication process Thesis Outline The remainder of this thesis is organized in the following manner: Chapter 2 discusses the design considerations and issues we encountered while specifying the process editor. These issues include functionalities and userinteraction style which PED must provide in order to achieve its goal as an effective front-end for the integrated process simulation system. Chapter 3 covers implementation details of the process editor by providing descriptions of various PED functional modules including the user-interface, the process step database manager, the mask editor, the profile plotter, and the ~~~~-com~atible graphics package. Chapter 4 presents a simple example of the IC fabrication processes that may be defined using PED and the process simulation system. 0 Chapter 5 provides concluding remarks on PED and the integrated process simulation system implemented. It also supplies some ideas for future enhancements. '~ra~hics Kernel System - A device independent graphics standard.

15 10 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICS-11

16 ~UJSSS EDITOR DESIGN CONSIDERATIONS Chapter 2 Process Editor Design Considerations In this chapter, we discuss the design considerations for the process editor. In partic we consider what functional capabilities PED should provide and the user interac style to be adopted. As mentioned previously, our main design goal was to develo~ tool that would provide an environment in which a process engineer can enter description of a fabrication process for the integrated process simulation system as easil, as possible, without sacrificing any pertinent detail of the design Functional Capabilities Specification of functional capabilities represents one of most important aspect of CAD tool development. It determines directly the effectiveness of the tool in performing its assigned task. The following principles are usually used in deciding what functional capabilities to include in a CAD tool: Completeness: A tool should provide a complete set of functions that will enable it to accomplish its task and also to allow for easy extension when required. Minimality: Functions which are unnecessary in the application should not be + included. Compactness: The desired task should be achieved using as small a set of functions as possible. Richness: A rich set of functions that offers extensive range of facilities is desirable. Since the above principles inherently conflict with each other, our task is to find an acceptable trade-off between them. In specifying the functional capabilities of the process

17 12 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICS-I1 editor, the completeness principle is emphasized since the tool is expected to handle a wide range of fabrication processes. Basically, the functional capabilities required of PED can be divided into two categories: principal and secondary. The following principal functions are imperative for PED to obtain efficiently and precisely from the user a description of the desired IC fabrication process: Fabrication Process Steps Specification 0 Communication with the Process Interpreter/Compiler Display of Profiles The secondary functions are additional utility functions which enhance the use of the editor, they include a filer and on-line help facility. We now discuss these principal and secondary functions in more detail Specification of Fabrication Process Steps The following process steps are necessary to provide the user with a complete set of primitivesfrom which to specify a fabrication process for FABRICS-11: 1. Anneal: This is used to restore the crystal structure on the top layers of the wafer, it requires time and temperature as parameters. 2. Deposit: This step deposits a layer of insulator such as oxide, nitride, and photoresist, or interconnect material such as polysilicon, and metal, it requires material, deposition rate, time, and temperature as parameters. 3. Diffuse: This provides diffusion of impurities such as Boron, Phosphorus, and Arsenic into the silicon crystal, it requires material, time, and temperature as parameters. 4. Drive-in: This is used for redistribution of impurities in the silicon, it requires time and temperature as parameters. 5. Etch: - This etches off a specific material from the surface of the wafer, it requires material to etch, time, and temperature as parameters.

18 PROCESS EDITOR DESIGN CONSIDERATIONS 6. Implant: This step deposits high energy impurity ions into the silicon crystal, it requires impurity material, dose, and energy as parameters. 7. Oxidize: This grows a layer of silicon oxide on the wafer surface, it requires type of oxidation, time, temperature, and the partial pressures of Oxygen and Hydrochloric acid as parameters. 8. Mask: This is used to create a mask for the photoresist according to the pattern defined. A graphical mask editor is needed to help the user specify the mask pattern. It should provide editing functions such as adding, deleting, moving, copying, and stretching of each mask window within a mask layer. Each mask layer has a property of either positive or negative, corresponding to the type of photolithography to be performed on it. In addition to specifying the individual process steps, the process editor should provide a mechanism for manipulating the sequence of such steps within a fabrication process. The following process sequence editing functions accomplish this goal: 1. Add step: - Appends a new process step to the end of the process sequence. 2. Delete step: Deletes a specified process step from the process sequence. 3. Edit step: Modifies the parameters of a specified process step. 4. Insert step: Inserts a new process step before a specified step in the process sequence., Communication with the Process Interpreter/Compiler During the course of defining a fabrication process, it is often useful for the designer to be able to examine the various physical parameters which would have been generated by the fabrication process specified up to some point. This feature is useful since it enables the designer to iteratively refine the fabrication process being developed until he or she is satisfied with the parameters produced by the process. This is achieved in the integrated process simulation system by invoking the process interpreter/compiler and FABRICS-11 to interpret and simulate the sequence of process steps at any point during the process

19 14 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICS-11 design stage. Consequently, a mechanism must be provided for PED to communicate efficiently and effectively with PI/C. In particular, PED is required to send the description of the fabrication process entered by the user to PI/C and to receive from it simulation results such as in-line measurements and impurity profiles which can then be shown to the user. To provide an effective communication channel between PED and PI/C, an information packet transfer scheme should be adopted to send process descriptions and invocation commands to PI/C. In this scheme, PED will initiate the transfer (when the user indicates that process simulation be performed) by sending PI/C the start interpret packet. Upon the receipt of this packet, PI/C will respond by making a request for the next packet. PED will then retrieve the information for the first process step from its process database and forward the next packet to PI/C. This procedure will be repeated for the subsequent process steps until the entire process sequence has been exhausted. If the automatic generation of a FABRICS-II process supervisor has been requested, PED will send the generate supervisor packet to PI/C. Otherwise, the null packet will be sent indicating-the end of transfer. To extract simulation results, PED will simply invoke various accessing functions provided by the process interperter/compiler which will retrieve or compute the desired information Display of Profiles It is a well-known fact that graphics is an efficient and indispensable tool for communication of information. By employing graphical techniques, the effects of various processing parameters on the Ic being manufactured can be observed. 4 Since the physical characteristics of an IC are mostly dependent on its impurity distributions and layer thicknesses, functions must be provided to display the profiles graphically. PED provides two different ways for viewing the impurity profiles that are generated by PI/C using FABRICS-TI. The user has the option of viewing the profiles as plots of impurity concentrations versus distance, or as contours of equiconcentration in the cross-sectional view of the wafer. The cross-sectional option also conveys some additional information such as deposition thicknesses and various junction depths.

20 PROCESS EDITOR DESIGN CONSIDERATIONS 15 The above features provide the user with a physical insight into how various processing parameters may affect the final IC. This is particularly helpful when a new fabrication process is being defined Miscellaneous Functions In addition to its main functions, it is essential for a CAD tool to have a set of utility functions in order to make its use more pleasant to the user, thereby improving his or her productivity. One of the most desirable features of an interactive design capture tool is the ability to allow the user to suspend a design session at any instant and continue with it at a later time. This feature requires that a filer be included in PED. A filer enables the user to exit from PED at any stage without losing the state of the design. This is achieved by saving the pertinent information onto a disk file and retrieving that file during a later session. - Another important function that a successful tool should provide is the help facility. PED should provide on-line documentation of all its features which may be invoked by the user at any point during a design session User Interaction Style The user interface represents another major component in an interactive CAD tool. More often than not, a tool is judged primarily by its user friendliness rather than its real performance. This is particularly true when the user is not familiar with the tool. 8 Consequently, it is essential that considerable effort be directed towards the design of a user interface that will make the tool attractive to novice as well as advanced users. The following basic principles are observed in the design of the PED user interface [I] [6]: 1. Simplicity: The user interface should make the program easy to use. This means that a novice user should be able to run the program without much time spent on learning the system. On the other hand, the interface must be robust enough so that the advanced user does not feel handicapped by it.

21 16 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICS Response Time: As PED is meant to be an interactive tool, it is imperative that its user interface response be as fast as possible. The process editor should use a menu-and-form based user interactive style because it seems to satisfy the above principles. The menu scheme is appropriate for novice users since it can clearly display all the options available at any point during the design session. The scheme is also acceptable to advanced users because it will require minimal effort on their part to make a selection. This feature makes the tool very convenient to use because it will require virtually no learning or memorization on the part of the user. The form format of the user-interface allows the process editor to request several user inputs at once. Each form consists of several blanks to be filled in by the user. Each such input may be a different data type such as integer, floating point number, character string, and enumerated type. This feature is nicely suited to the need of PED to obtain a number of parameters for each process step from the user. Rather than overwhelming the user with a large number of selections in a single menu, the -process editor functions should be organized in a hierarchical fashion by grouping them into various categories according to their functionalities. A functionality tree similar to that illustrated in Fig. 2-1 is constructed. The user moves to different parts of this tree during various design stages. This enables the user to focus his or her attention on one aspect of the design at a time.

22 PROCESS EDITOR DESIGN CONSIDERATIONS PED I Define A Process Simulate Add Insert Edit Delete ~~~~h cross Print Define proceed Read Write Section Device Etch Mask Diffusion Add Edit Delete Device Device Device Add Delete Copy Move Stretch Window Window Window Window Window Figure 2-1: A Typical Functionality Tree

23 18 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICS-I1

24 IMPLEMENTATION AND INTERNAL STRUCTURE Chapter 3 Implementation and Internal Structure This chapter describes the implementation details of the process editor. We first discuss the guidelines used in the implementation of PED and then proceed to describe, in detail, its internal structure. 3.l. Implementation Guidelines As with other sizable software development projects, in order to overcome the complexity of the programming task, it is essential that a set of guidelines be adopted in writing the process editor. Specifically, emphasis must be placed on making the software easy to debug, modify, and extend. Also, the program must be written in such a fashion so that it can be easily transported to other computer systems. I A modular, topdown, hierarchical programming approach was taken in designing the process editor. The program is divided into several roughly independent major modules according to their functions. Each of these major modules is again subdivided into various submodules and so on. The idea is to relegate the implementation details of each function progressively down to the next lower level of abstraction as far as possible. This approach makes the program much more comprehensible and manageable, hence substantially simplifies the task of the programmer in debugging and modifying the software. One of the increasingly important concerns in CAD tool design is portability. With the diversity of hardware and software facilities in use today, it is very desirable to be able to transport a software tool to other machines with minimal recoding effort. Portable software not only saves time and money, it also guarantees that the behavior of a

25 20 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICS-I1 program as seen by the user will be the same on different computer systems. Consequently, the tool will be more widely used compared to a non-transportable tool. In order to increase the portability of a program, system dependent code must be kept to 3 a minimum and preferably concentrated into a few easily modifiable modules An Overview of PED's Internal Structure With the implementation guidelines discussed above in mind, we now describe the internal structure of the process editor. As illustrated in Fig. 3-1, FED consists of the following six major functional modules: 1. User-Interface: This module is the communication channel between the user and PED. menu-and-form interaction scheme is employed to obtain user-inputs. A 2. Process Step Database Manager: This module contains routines for manipulating the fabrication process database. 3. Mask Editor: - This-module handles the entering of lithographic mask. It contains various mask editing (i.e. mask database manipulation) functions. 4. Profile Plotter: This module contains the impurity profile display procedures. 5. Graphics Package: This module contains GKS-compatible device independent graphical input/output procedures Miscellaneous Function Handlers: This module contains miscellaneous utility function handling routines such as filer and on-line help. These modules are coordinated by a small main procedure which interprets the userinputs obtained from the user-interface and invokes the appropriate modules to perform the requested tasks. The main procedure also acts as an interface between the process editor and the process interpreter/compiler. Both the graphics package and the userinterface module communicate with the user through the Unix terminal driver. In the 3~ote that the modular approach as discussed above suits this requirement well.

26 IMPLEMENTATION AND INTERNAL STRUCTURE 2 1 Interpreter/ Compiler * Process Editor 3 Main Procedure< I Mask Editor Process Step Database Manager Miscellaneous Function Handlers Graphics Package C u Figure 3-1: Block Diagram of the Process Editor remainder of this chapter we describe, in more detail, the internal structures of each of the above major modules User-Interface I Having decided in the previous discussion (see Chapter 2) to use a menu-and-form interaction scheme, our main implementation concerns for the user-interface are simplicity, flexibility, and portability. We require the user-interface to be simple and yet flexible so as to minimize future efforts in modifying the menus and forms in anticipation of feedbacks from the users and any future changes or extensions that may be made to PI/C or FABRICS-II. These design goals are achieved by representing each menu and form with a simple data structure and providing a small set of utility functions. To make the user-interface portable or device independent, we use the termcap approach similar to that found in Unix. Basically, this means storing the characteristics such as the escape sequences for clearing screens of all the supported terminals in a disk file and

27 22 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICS-II having a set of standard screen controlling and utility functions which make use of this information Data Structures There are two basic data structure types in the process editor user-interface module: the menu and the form records. These data structures contain information about the current states of all the menus and forms that have been created. 1. The menu record consists of the following fields: Title: This is a character string identifying the menu. Icon: This includes the number of icons in the menu, the icon length, the default icon, and an array of character strings containing icon texts. a State: This contains the current state of the menu, which is the index of the most recently selected icon. Miscellaneous: This includes pointers to user-help procedures and screen repaint handlers. 2. The form record consists of the following fields: Title: This is a character string identifying the form. Blank: This contains the form blank information including the number of blanks in the form and for each blank, the location and content of its prompt string, the location and pointer to its content, and its data type. There are four blank data types: fixed point, floating point, character string, and enumerated type. Each blank data type has a distinct subfield: a. Fixed Point: This contains the default value, the acceptable range (minimum and maximum values), and the current value of the fixed point number. b. Floating Point: This contains the default value, the acceptable range (minimum and maximum values), and the current value of the floating point number. c. Character String: This contains the default character string. d. Enumerated Type: This contains the number of enumerated items, an array of item texts, the index of the default item, and the index of the most recently selected item.

28 IMPLEMENTATION AND INTERNAL STRUCTURE State: This holds the current state of the form, which is defined by the index of the most recently visited blank, the current location of the cursor, and the contents of all the blanks found in the form. Miscellaneous: This contains other informations such as pointers to user-help handling procedures Utility Functions Having defined the data structures for the user-interface module, we need a systematic and consistent way to manipulate them. This is accomplished by providing a set of standard data structure utility functions. There are two categories of utility functions, each of which corresponds to the menu and the form records respectively. menu utility functions include the following: The major Create/Dispose Menu: The Create Menu function allocates storage for a new menu record and initializes all its parameters according to the following arguments which are passed in by the calling routine: title, icon texts, number of icons, and default selection. It returns the pointer to the new menu record. The Dispose Menu function discard a menu by deallocating its storage space. Add/Delete Icon: These functions add and delete an icon and update various relevant parameters in a menu record. The input arguments to the Add Icon function are menu pointer and the icon to be added. The icon number (positive integer) is returned upon successful addition, otherwise a negative number is returned indicating error. The Delete Icon function may be used to remove an icon from a given menu. It requires menu pointer and an icon number as arguments. This feature makes the menu system very flexible since menus can be dynamically changed if necessary. Set Current Icon: This function sets the current icon (selection) of a menu (identified by its pointer) to the specified value (an index to the icon array). Default Menu: This function sets the current icon of a menu (identified by its pointer) to its default value (as specified in the Create Menu function). Display Menu: This function paints a menu (specified by its pointer) on the screen (the menu is not activated).

29 24 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICSII Get Menu Selection: This function activates a menu (identified by its pointer) and handles the keystrokes entered by the user while he or she is selecting an icon in that menu. The input arguments are menu pointer and a flag indicating if the menu is to be repainted on the screen upon activation. The major form utility functions include the following: Create/Dispose Form: The Create Form function allocates storage for a new form record and returns a pointer to it. The title of the new form is needed as input parameter. The Dispose Form function discards the form record specified by its pointer. Add/Delete Form Blank: These functions add or delete a form blank in a given form. Four different types of form blanks may be added to a form. They are: string, fixed point number, floating point number, and enumerated type. A prompt string and a default value are required as input parameters when adding a blank regardless of its type. In addition, the allowable range (minimum and maximum values) must be supplied if the blank is a fixed point or floating point number. If the blank is of type string, the length of the expected string is needed. In the case of an enumerated type blank, the calling routine must state the number of enumerated items and their corresponding text strings (in an array). The - blank number (positive integer) of the added form blank is returned upon successful addition, otherwise a negative integer is returned indicating error. A form blank may be removed from a given form using the Delete Form function with the following arguments: form pointer and blank number. These functions enable the forms structure to be changed dynamically during program execution. Change Form Blank: This function allows the value of a form blank to be changed from that last entered by the user. The required parameters are form pointer, blank number and its new value. 4 Default Form: This function sets the values for all the blanks in the specified form to their default values (as specified in the Add Blank functions). Display Form: This function displays the specified form on the screen (the form is not activated). Get Form: This function activates the specified form and handles the keystrokes entered by the user. For each blank type, it performs consistency checks on all user keystrokes in the partially filled form blanks. For example, in a floating point blank, only one decimal point is allowed and it has to be to the left of

30 IMPLEMENTATION AND INTERNAL STRUCTURE the exponent character <e>. Moreover, before a form is accepted, range checking is done to ensure all entries in the form lie in the allowable range as defined by the programmer. Form Entry: This function retrieves from the given form record the current value in the blank specified by its number. It is usually invoked after calls to the Get Form function to obtain user-inputs from a form Database Management The are several ways of storing and managing the menu and form database. One way is to store them in a centralized database with a hierarchical structure. The advantage of this scheme is that it is very systematic. Unfortunately, there are high storage and speed overheads associated with this scheme since significantly more elaborate data structures and additional access functions are required to reference a menu or form entry. Thus, there is a degradation of performance as the number of menus and forms increases. An alternative and simpler approach is to distribute the data structure storage amongst the menu or form handling procedures using the static variable4 feature of the C programming language. Each handling procedure stores the pointers of the menu or form data structures that it services. Assuming that the number of'menus or forms for each handling procedure is small and there is no sharing of menus and forms between different procedures (which is the case in PED since modularity is emphasized), the above overheads are effectively eliminated. This scheme is also attractive because no access or search function is required. For these reasons, the latter approach is adopted in PED'S user-interface. I Screen Organization and Interaction Style Having discussed the internal structure of the user-interface, we now describe how the screen appears to the user. Specifically, we will discuss the screen layouts and interaction styles for both the menu and the form modes. 1. Menu: The screen layout for the menu mode is shown in Fig The menu screen 4~his feature provides a mechanism to store the value of a local variable in a procedure even when that procedure is not active.

31 26 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICS-I1 min Figure 3-2: Screen Layout of a Typical Menu is divided into three different viewports. The title viewport appears on the top line of the screen, it contains the title of the menu which explains to the user the function of that menu. The icon viewport is located at the far right of the screen. Icons (menu selections) are listed vertically down the screen within this viewport. The last viewport encompasses the remainder of the screen. It contains other information external to the user-interface that may be shown to the user, such as lithographic masks created using the mask editor. To select an icon, the user first presses the <control>-<n> or <control>- <p> keys on the keyboard to move the current selection (which is highlighted) to the next or the previous icons respectively. Alternatively, the user may type any printable key to invoke the incremental matching mechanism. This mechanism attempts to match an icon with the string entered by the user. If one or more such icons exist, the current selection will be moved to the first icon found in the search list. The user may also press <return> to test if the string that he or she entered so far is ambiguous. If it is ambiguous, a warning bell will be sounded. Otherwise, the match pattern wifl be completed and the incremental match mechanism will be terminated. When the icon that the user desires is highlighted, he or she may then press the <control>-<d> key to confirm the selection. 2. Form: Fig. 3-3 illustrates the screen organization for the form mode. The layout consists of two separate viewports: namely the title and the form viewports.

32 IMPLEMENTATION AND INTERNAL STRUCTURE 27 The title viewport occupies the top line of the screen and contains the title of the form. The remainder of the screen is used by the form viewport which contains several form items. Each form item occupies one or more lines and consists of a prompt string which explains the item, a type string which indicates the input type of the item, and a blank which contains the default or user input value of the item. The current form item is signified by having the cursor in its blank. The user may move to the next or previous form items by typing <control>-<n> or <control>-<p>, respectively. While in a blank, the user may change its content by typing a set of acceptable characters and editing characters such as <delete> (delete the previous character) and <control>-<u> (clear the blank). The set of acceptable characters is different for each form type. For a string blank, the set includes all alphanumeric characters. A fixed point number blank expects only numeric characters and the <+> or <-> characters while a floating point number blank allows the <.> and <e> characters in addition to those of a fixed point number blank. An enumerated type blank accepts only two characters: namely <n> and < p> which are used to move to the next or previous selections respectively. When the user is satisfied with all the values in the form blanks, he or she may transmit the entire form by typing <control>-<d>. Oxidize Specifications Name CSTRINGI: Type CENUM3: Time (5) CFLOAT Temperature (K) Oxygen partial pressure EFLOATI <Osi>r HCI partial pressure CFLOATJ <0:1>: Figure 3-3: Screen Layout of a Typical Form The following functions are available in both the menu and the form mode: <escape>-< h>: invokes generic menu or form on-line help facility. <escape>-<g>: invokes menu or form specific on-line help facility. <escape>- <r>: repaints the screen.

33 28 PED: A GRAPHICAL FABRICATION PROCESS EDITOR FOR FABRICS Process Step Database Manager We now describe the implementation of the fabrication process database and the corresponding database maintenance functions. Since a fabrication process is modeled as a sequence of process steps, it can be mapped directly into a linked list. Each node in the list corresponds to a process step and contains the process parameters of that step. In addition, a list of nominal devices for the process is also maintained. The task of the process step database manager is simply to maintain and update the lists of process steps and nominal devices Data Structures The basic process step data record consists of the following fields: Name: This field contains a character string identifying the process step. Type: This field indicates the type of the process step such as implantation, oxidation, diffusion, etc. i Parameters: This field is a variable field containing various process parameters. For example, if the process step type is oxidation, the parameters included are: oxidation type, time, temperature, and partial pressures of oxygen and hydrochloric acid. Previous and Next Pointers: These fields contain the pointers to the previous and next process step record, respectively. The nominal device data record has the following fields: Name: This field contains a character string identifying the device., Type: This field indicates the type of the device such as pchannel enhancement MOS transistor, resistor, capacitor, etc. I Extent: This field contains the coordinates of the rectangle enclosing the device defined by lithographic masks5. Regions: This field contains the coordinates (with respect to the lithographic masks) of various regions in the device such as source/drain and gate for a MOS transistor. 5~hese masks are created by the mask' editor to be described below.

34 IMPLEMENTATION AND INTERNAL STRUCTURE 29 Next: This field is a pointer to the next device. In addition to the above data structures, a special record is used to store global process information such as process type (e.g. nmos), substrate dopant and concentration, the number of process steps, and the number of nominal devices Maintenance Routines A set of database maintenance routines are needed in the process step manager in order to perform various database editing operations. These routines include the following: Add Process Step: This function allocates storage for a process step and appends the created node to the end of the process sequence. It uses the menu facility to query the user the process type and then invokes the appropriate form to obtain process parameters pertinent to that process type from the user. Insert Process Step: This function performs the same operation as the Add Process Step function except that the new process step is inserted preceding a specified step. Edit Process Step: This function modifies the parameters of a given process step by requesting the user to change the appropriate entries in the associated form. Delete Process Step: This function removes a given process step from the process list and deallocates its storage. Show Process Sequence: This function traverses down the process step list and prints out the name and type of every process step on the screen. 4 The simple linear search algorithm is employed in all the above functions to locate a given step in the process list since the number of process steps is usually small. A similar set of maintenance functions is used to edit and update the list of nominal devices for the process.

35 PED: A GRAPHICAL FABRlCATION PROCESS EDITOR FOR FABRICS-I Mask Editor The task of the mask editor is to provide an efficient means for the process designer to enter nominal device masks in a fabrication process. Therefore, the editor is not intended to subsume the functions of a typical layout editor. In particular, no effort is placed in providing a hierarchy cell design facility typically found in a layout editor. Instead, each device is defined by an extent rectangle enclosing its mask windows. Each lithographic mask in the fabrication process consists of a set of rectangular mask windows and has a distinct line type or color. Fig. 3-4 shows an incomplete process containing three masks, defining the active area, the gate, and the depletion threshold implantation regions respectively. Each mask is either of type negative (meaning the area enclosed by its windows are free of photoresist) or positive (meaning the area enclosed by its windows contain photoresist). A negative mask is distinguished from a positive one by having diagonal lines drawn in its windows. For example, the d-thresh and the contact masks in Fig. 3-4 are of type negative !---...! I I : -... /... : ".=., i - -,-i "-,...a. -...c.... #! JC I -, l *.l- I I.+--. I I /--- I :! : I :.-a : I -. '!.@..:---'-. *----., r.c... I. = * d. /:, ;!. ',,. *-L !" i '.*\,/ : 1.:..:.- I : I -2:. \, I :,.f !. i, i : I, I..... :.. I : ;.*..! % u......:... : I :.-.."' : : I I 1 I... 4 I -...,..?'.-...-!...?.,, ; I 1,,,.,..z--,, J.-.C.C-. I I metal id:: ; : !... :< I I contact I I gab I I huwsh J active... 1 *.-. '-.. i Figure 3-4: Lithographic Masks Created Using the Mask Editor Since a lithographic mask is regarded in PED as a process step, the data associated with each mask is stored in a process step record as described in Section 3.4. above. However.

36 IMPLEMENTATION AND INTERNAL STRUCTURE 31 in order to provide the mask editor with a more efficient way to access the mask data, an additional list of mask pointers is used. Each mask pointer node in the list contains a pointer to the corresponding mask process step in the process step list. In this scheme, the mask editor maintains the mask list while depending on the process step manager to handle the data in the mask process step record Mask Record As mentioned previously, a mask record is a process step record with a mask parameter field (see Section ). The mask parameter field contains the following subfields: 0 Mask Type: This field indicates if the mask is of type positive or negative. 0 Number of Windows: This field indicates the total number of windows in the mask. Window List: This field contains a list of all windows in the mask. Each window node in the list contains the coordinates of a rectangle which defines the window. 0 Visibility: This field is a non-processing parameter indicating if the mask is to be displayed on the screen. This feature is useful when the user would like to concentrate on editing a few masks while ignoring the others. Line TypelColor: This field contains the line type or color unique to the mask Manipulation Functions 4 The mask editor consists of a collection of mask manipulation functions which are used to edit the windows in a given mask. It displays a menu containing all options provided to obtain editing commands from the user. The mask manipulation functions relies on the graphics package (described below) to perform the necessary graphical operations on the screen and to obtain graphical inputs from the user. These functions include the following: Add Window: This function allocates storage for a window and appends it to the mask window list. It then prompts the user to enter two points using the input device (such as graphical tablet or cursor keys) supported by the graphics package. These two points represent two vertices of a rectangle ~hich~defines the desired mask window.

SILVACO International 0

SILVACO International 0 TCAD WORKSHOP USING SILVACO TCAD TOOLS Volume I This workshop will introduce you to process and device simulation using the Silvaco TCAD tools. It is assumed that you are familiar with basic concepts of

More information

CHAPTER 3 SIMULATION TOOLS AND

CHAPTER 3 SIMULATION TOOLS AND CHAPTER 3 SIMULATION TOOLS AND Simulation tools used in this simulation project come mainly from Integrated Systems Engineering (ISE) and SYNOPSYS and are employed in different areas of study in the simulation

More information

Lecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia

Lecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia Lecture 4a CMOS Fabrication, Layout and Simulation R. Saleh Dept. of ECE University of British Columbia res@ece.ubc.ca 1 Fabrication Fabrication is the process used to create devices and wires. Transistors

More information

VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction

VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction VLSI Lab Tutorial 3 Virtuoso Layout Editing Introduction 1.0 Introduction The purpose of this lab tutorial is to guide you through the design process in creating a custom IC layout for your CMOS inverter

More information

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication

More information

Computer-Based Project on VLSI Design Co 3/7

Computer-Based Project on VLSI Design Co 3/7 Computer-Based Project on VLSI Design Co 3/7 IC Layout and Symbolic Representation This pamphlet introduces the topic of IC layout in integrated circuit design and discusses the role of Design Rules and

More information

Process technology and introduction to physical

Process technology and introduction to physical Neuromorphic Engineering II Lab 3, Spring 2014 1 Lab 3 March 10, 2014 Process technology and introduction to physical layout Today you will start to learn to use the Virtuoso layout editor XL which is

More information

Integrated circuits and fabrication

Integrated circuits and fabrication Integrated circuits and fabrication Motivation So far we have discussed about the various devices that are the heartbeat of core electronics. This modules aims at giving an overview of how these solid

More information

Design rule illustrations for the AMI C5N process can be found at:

Design rule illustrations for the AMI C5N process can be found at: Cadence Tutorial B: Layout, DRC, Extraction, and LVS Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group. Revised by C Young & Waqar A Qureshi -FS08 Document Contents Introduction

More information

More information can be found in the Cadence manuals Virtuoso Layout Editor User Guide and Cadence Hierarchy Editor User Guide.

More information can be found in the Cadence manuals Virtuoso Layout Editor User Guide and Cadence Hierarchy Editor User Guide. Chapter 6 Building with Layout This chapter consists of two parts. The first describes the generation of layout views and the second deals with the various tools used for verifying the layout, both physical

More information

APPENDIX I OVERVIEW OF TCAD SIMULATION TOOL

APPENDIX I OVERVIEW OF TCAD SIMULATION TOOL 97 APPENDIX I OVERVIEW OF TCAD SIMULATION TOOL INTRODUCTION TCAD (Technology Computer Aided Design) is a technology that solves the equations representing the manufacturing process of Large Scale Integration

More information

Magic Tutorial #1: Getting Started

Magic Tutorial #1: Getting Started Magic Tutorial #1: Getting Started John Ousterhout (updated by others, too) Computer Science Division Electrical Engineering and Computer Sciences University of California Berkeley, CA 94720 This tutorial

More information

CHAPTER 1 INTRODUCTION

CHAPTER 1 INTRODUCTION CHAPTER 1 INTRODUCTION Rapid advances in integrated circuit technology have made it possible to fabricate digital circuits with large number of devices on a single chip. The advantages of integrated circuits

More information

Magic Tutorial #1: Getting Started

Magic Tutorial #1: Getting Started John Ousterhout Computer Science Division Electrical Engineering and Computer Sciences University of California Berkeley, CA 94720 (Updated by others, too.) This tutorial corresponds to Magic version 7.

More information

Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture 01 Introduction Welcome to the course on Hardware

More information

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS) ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS) Objective Part A: To become acquainted with Spectre (or HSpice) by simulating an inverter,

More information

Unit 2 : Computer and Operating System Structure

Unit 2 : Computer and Operating System Structure Unit 2 : Computer and Operating System Structure Lesson 1 : Interrupts and I/O Structure 1.1. Learning Objectives On completion of this lesson you will know : what interrupt is the causes of occurring

More information

Lay ay ut Design g R ules

Lay ay ut Design g R ules HPTER 5: Layout esign Rules Introduction ny circuit physical mask layout must conform to a set of geometric constraints or rules called as Layout esign rules before it can be manufactured using particular

More information

Taurus-Process. Multidimensional Process Simulation SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD

Taurus-Process. Multidimensional Process Simulation SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD Aurora DFM WorkBench Davinci Medici Raphael Raphael-NES Silicon Early Access TSUPREM-4 Taurus-Device Taurus-Lithography

More information

Contemporary Design. Traditional Hardware Design. Traditional Hardware Design. HDL Based Hardware Design User Inputs. Requirements.

Contemporary Design. Traditional Hardware Design. Traditional Hardware Design. HDL Based Hardware Design User Inputs. Requirements. Contemporary Design We have been talking about design process Let s now take next steps into examining in some detail Increasing complexities of contemporary systems Demand the use of increasingly powerful

More information

CMOS TECHNOLOGY- Chapter 2 in the Text

CMOS TECHNOLOGY- Chapter 2 in the Text CMOS TECHOLOGY- Chapter 2 in the Text CMOS Technology- Chapter 2 We will describe a modern CMOS process flow. In the simplest CMOS technologies, we need to realize simply MOS and MOS transistors for circuits

More information

Application generators: a case study

Application generators: a case study Application generators: a case study by JAMES H. WALDROP Hamilton Brothers Oil Company Denver, Colorado ABSTRACT Hamilton Brothers Oil Company recently implemented a complex accounting and finance system.

More information

Addressable Test Chip Technology for IC Design and Manufacturing. Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03

Addressable Test Chip Technology for IC Design and Manufacturing. Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03 Addressable Test Chip Technology for IC Design and Manufacturing Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03 IC Design & Manufacturing Trends Both logic and memory

More information

Circuits. L3: Fabrication and Layout -1 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

Circuits. L3: Fabrication and Layout -1 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number EE60: CMOS Analog Circuits L: Fabrication and Layout - (8.8.0) B. Mazhari Dept. of EE, IIT Kanpur Suppose we have a Silicon wafer which is P-type and we wish to create a region within it which is N-type

More information

Data Structures Lecture 2 : Part 1: Programming Methodologies Part 2: Memory Management

Data Structures Lecture 2 : Part 1: Programming Methodologies Part 2: Memory Management 0 Data Structures Lecture 2 : Part 2: Memory Management Dr. Essam Halim Houssein Lecturer, Faculty of Computers and Informatics, Benha University 2 Programming methodologies deal with different methods

More information

Victory Advanced Structure Editor. 3D Process Simulator for Large Structures

Victory Advanced Structure Editor. 3D Process Simulator for Large Structures Victory Advanced Structure Editor 3D Process Simulator for Large Structures Applications Victory Advanced Structure Editor is designed for engineers who need to create layout driven 3D process based structures

More information

A Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM

A Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 09, 2016 ISSN (online): 2321-0613 A Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM Yogit

More information

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Digital Integrated Circuits A Design Perspective Jan M. Rabaey Outline (approximate) Introduction and Motivation The VLSI Design Process Details of the MOS Transistor Device Fabrication Design Rules CMOS

More information

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410 Cadence Analog Tutorial 1: Schematic Entry and Transistor Characterization Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group. Revision Notes: July2004 Generate tutorial for

More information

Magic Technology Manual #1: NMOS

Magic Technology Manual #1: NMOS Magic Technology Manual #1: NMOS John Ousterhout Computer Science Division Electrical Engineering and Computer Sciences University of California Berkeley, CA 970 (Warning: Process details often change.

More information

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits Contents Objective:... 2 Part 1: Introduction... 2 Part 2 Simulation of a CMOS Inverter... 3 Part 2.1 Attaching technology information... 3 Part

More information

3D Detector Simulation with Synopsys TCAD

3D Detector Simulation with Synopsys TCAD Journée de la simulation 17/6/2013 3D Detector Simulation with Synopsys TCAD V. Gkougkousis1,2, A. Lounis 1,2, N. Dinu 1, A. Bassalat 1,3 1. Laboratoire de L'accélérateur Linéaire 2. Université Paris-SUD

More information

Engineering 1000 Chapter 6: Abstraction and Modeling

Engineering 1000 Chapter 6: Abstraction and Modeling Engineering 1000 Chapter 6: Abstraction and Modeling Outline Why is abstraction useful? What are models? how are models different from theory and simulation? Examples from microelectronics Types of model

More information

Lab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation

Lab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation Course Goals Lab Understand key components in VLSI designs Become familiar with design tools (Cadence) Understand design flows Understand behavioral, structural, and physical specifications Be able to

More information

Latch-Up. Parasitic Bipolar Transistors

Latch-Up. Parasitic Bipolar Transistors Latch-Up LATCH-UP CIRCUIT Latch-up is caused by an SCR (Silicon Controlled Rectifier) circuit. Fabrication of CMOS integrated circuits with bulk silicon processing creates a parasitic SCR structure. The

More information

Introduction to Advanced Features of PowerPoint 2010

Introduction to Advanced Features of PowerPoint 2010 Introduction to Advanced Features of PowerPoint 2010 TABLE OF CONTENTS INTRODUCTION... 2 TUTORIAL PURPOSE... 2 WHO WOULD BENEFIT FROM THIS TUTORIAL?... 2 WHO WOULD NOT BENEFIT FROM THIS TUTORIAL?... 2

More information

ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool

ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool Contents Contents 1. General 2. Creating and Working On a Layout o 2.1 Undoing/Re-doing an Action o 2.2 Display Options

More information

Guide to Using TCAD with Examples

Guide to Using TCAD with Examples Guide to Using TCAD with Examples Silvaco 4701 Patrick Henry Drive, Bldg. 6 Santa Clara, CA 95054 Telephone (408) 567-1000 Internet: www.silvaco.com February 4, 2009 SILVACO Page 1 Guide to Using TCAD

More information

COMPUTER ORGANISATION CHAPTER 1 BASIC STRUCTURE OF COMPUTERS

COMPUTER ORGANISATION CHAPTER 1 BASIC STRUCTURE OF COMPUTERS Computer types: - COMPUTER ORGANISATION CHAPTER 1 BASIC STRUCTURE OF COMPUTERS A computer can be defined as a fast electronic calculating machine that accepts the (data) digitized input information process

More information

Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process

Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process 2.1 Introduction Standard CMOS technologies have been increasingly used in RF IC applications mainly

More information

APPENDIX-A INTRODUCTION TO OrCAD PSPICE

APPENDIX-A INTRODUCTION TO OrCAD PSPICE 220 APPENDIX-A INTRODUCTION TO OrCAD PSPICE 221 APPENDIX-A INTRODUCTION TO OrCAD PSPICE 1.0 INTRODUCTION Computer aided circuit analysis provides additional information about the circuit performance that

More information

EDMS. Architecture and Concepts

EDMS. Architecture and Concepts EDMS Engineering Data Management System Architecture and Concepts Hannu Peltonen Helsinki University of Technology Department of Computer Science Laboratory of Information Processing Science Abstract

More information

Methodology on Extracting Compact Layout Rules for Latchup Prevention in Deep-Submicron Bulk CMOS Technology

Methodology on Extracting Compact Layout Rules for Latchup Prevention in Deep-Submicron Bulk CMOS Technology IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 16, NO. 2, MAY 2003 319 Methodology on Extracting Compact Layout Rules for Latchup Prevention in Deep-Submicron Bulk CMOS Technology Ming-Dou Ker,

More information

Power management ICs for green energy applications

Power management ICs for green energy applications Power management ICs for green energy applications Close Executive Overview The power management IC (PMIC) has become a critical component in virtually every electronics product today. Much of this demand

More information

EES Program Overview

EES Program Overview EES Program Overview EES (pronounced 'ease') is an acronym for Engineering Equation Solver. The basic function provided by EES is the numerical solution of a set of algebraic equations. EES can also be

More information

MIDDLE EAST TECHNICAL UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING COSS. Computer Oriented System Solutions

MIDDLE EAST TECHNICAL UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING COSS. Computer Oriented System Solutions MIDDLE EAST TECHNICAL UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING COSS Computer Oriented System Solutions SENIOR DESIGN PROJECT INITIAL DESIGN REPORT 1. INTRODUCTION... 4 1.1 PURPOSE OF THE DOCUMENT...

More information

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial Introduction This tutorial is an introduction to schematic capture and circuit simulation for ENGN1600 using Cadence Virtuoso. These courses

More information

CS310 Embedded Computer Systems. Maeng

CS310 Embedded Computer Systems. Maeng 1 INTRODUCTION (PART II) Maeng Three key embedded system technologies 2 Technology A manner of accomplishing a task, especially using technical processes, methods, or knowledge Three key technologies for

More information

On-Chip Variation (OCV) Kunal Ghosh

On-Chip Variation (OCV) Kunal Ghosh On-Chip Variation (OCV) Kunal Ghosh Ever thought what s an interviewer s favorite questions to rip you off all my previous ebooks. And On-Chip Variation (OCV) is one of them, specifically for Static Timing

More information

Module 1. Introduction:

Module 1. Introduction: Module 1 Introduction: Operating system is the most fundamental of all the system programs. It is a layer of software on top of the hardware which constitutes the system and manages all parts of the system.

More information

In this Lecture you will Learn: System Design. System Architecture. System Architecture

In this Lecture you will Learn: System Design. System Architecture. System Architecture In this Lecture you will Learn: System Design Chapter 13 The major concerns of system design The main aspects of system architecture, in particular what is meant by subdividing a system into layers and

More information

TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES

TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Kewal K. Saluja University of Wisconsin - Madison Motivation, Fault Models and some Callenges Overview Motivation Technology, Test cost, and VLSI realization

More information

Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools

Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools Shamik Das, Anantha Chandrakasan, and Rafael Reif Microsystems Technology Laboratories Massachusetts Institute of Technology

More information

A comprehensive workflow and methodology for parasitic extraction

A comprehensive workflow and methodology for parasitic extraction A comprehensive workflow and methodology for parasitic extraction Radoslav Prahov, Achim Graupner Abstract: In this paper is presented, analysed and assessed a design automation methodology of a tool employed

More information

VLSI Test Technology and Reliability (ET4076)

VLSI Test Technology and Reliability (ET4076) VLSI Test Technology and Reliability (ET4076) Lecture 4(part 2) Testability Measurements (Chapter 6) Said Hamdioui Computer Engineering Lab Delft University of Technology 2009-2010 1 Previous lecture What

More information

Evaluating Client/Server Operating Systems: Focus on Windows NT Gilbert Held

Evaluating Client/Server Operating Systems: Focus on Windows NT Gilbert Held 5-02-30 Evaluating Client/Server Operating Systems: Focus on Windows NT Gilbert Held Payoff As organizations increasingly move mainframe-based applications to client/server platforms, Information Systems

More information

THE DESIGNER S GUIDE TO VERILOG-AMS

THE DESIGNER S GUIDE TO VERILOG-AMS THE DESIGNER S GUIDE TO VERILOG-AMS THE DESIGNER S GUIDE BOOK SERIES Consulting Editor Kenneth S. Kundert Books in the series: The Designer s Guide to Verilog-AMS ISBN: 1-00-80-1 The Designer s Guide to

More information

In further discussion, the books make other kinds of distinction between high level languages:

In further discussion, the books make other kinds of distinction between high level languages: Max and Programming This essay looks at Max from the point of view of someone with a bit of experience in traditional computer programming. There are several questions that come up from time to time on

More information

Chapter 1 Introduction

Chapter 1 Introduction Chapter 1 Introduction 1.1 MOTIVATION 1.1.1 LCD Industry and LTPS Technology [1], [2] The liquid-crystal display (LCD) industry has shown rapid growth in five market areas, namely, notebook computers,

More information

Part I. Integrated Development Environment. Chapter 2: The Solution Explorer, Toolbox, and Properties. Chapter 3: Options and Customizations

Part I. Integrated Development Environment. Chapter 2: The Solution Explorer, Toolbox, and Properties. Chapter 3: Options and Customizations Part I Integrated Development Environment Chapter 1: A Quick Tour Chapter 2: The Solution Explorer, Toolbox, and Properties Chapter 3: Options and Customizations Chapter 4: Workspace Control Chapter 5:

More information

Cluster-based approach eases clock tree synthesis

Cluster-based approach eases clock tree synthesis Page 1 of 5 EE Times: Design News Cluster-based approach eases clock tree synthesis Udhaya Kumar (11/14/2005 9:00 AM EST) URL: http://www.eetimes.com/showarticle.jhtml?articleid=173601961 Clock network

More information

Overvoltage Protection in Automotive Systems

Overvoltage Protection in Automotive Systems HOME PRODUCTS SOLUTIONS DESIGN APPNOTES SUPPORT BUY COMPANY MEMBERS App Notes > CIRCUIT PROTECTION SENSOR SIGNAL CONDITIONERS APP 760: Jun 18, 2001 Keywords: overvoltage, over voltage, protection, automotive,

More information

Exploring Logic Block Granularity for Regular Fabrics

Exploring Logic Block Granularity for Regular Fabrics 1530-1591/04 $20.00 (c) 2004 IEEE Exploring Logic Block Granularity for Regular Fabrics A. Koorapaty, V. Kheterpal, P. Gopalakrishnan, M. Fu, L. Pileggi {aneeshk, vkheterp, pgopalak, mfu, pileggi}@ece.cmu.edu

More information

FPGA Power Management and Modeling Techniques

FPGA Power Management and Modeling Techniques FPGA Power Management and Modeling Techniques WP-01044-2.0 White Paper This white paper discusses the major challenges associated with accurately predicting power consumption in FPGAs, namely, obtaining

More information

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group. Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group. Revision Notes: Aug. 2003 update and edit A. Mason add intro/revision/contents

More information

Max and Programming Is Max a Programming Language?

Max and Programming Is Max a Programming Language? There are several questions that come up from time to time on the Max discussion list. Is Max a real programming language? if so how do I do [loop, switch, bitmap, recursion] and other programming tricks

More information

Schematic creation of MOS field effect transistor.

Schematic creation of MOS field effect transistor. Schematic creation of MOS field effect transistor. Gate electrode Drain electrode Source electrode Gate length Gate oxide A good reference is http://jas2.eng.buffalo.edu/applets/education/fab/nmos/nmos.html

More information

Test Development Tools

Test Development Tools Contents Test Development Tools 1 Agilent IPG Test Consultant In this chapter... 1-1 Objectives... 1-1 Prerequisites... 1-1 Starting IPG Test Consultant... 1-2 Quitting IPG Test Consultant... 1-2 Features

More information

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout)

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout) CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout) Joel Wilder, Aleksandar Milenkovic, ECE Dept., The University of Alabama in Huntsville Adapted from Virginia Tech, Dept.

More information

Error Analysis, Statistics and Graphing

Error Analysis, Statistics and Graphing Error Analysis, Statistics and Graphing This semester, most of labs we require us to calculate a numerical answer based on the data we obtain. A hard question to answer in most cases is how good is your

More information

Software Engineering - I

Software Engineering - I Software Engineering - I An Introduction to Software Construction Techniques for Industrial Strength Software Chapter 3 Requirement Engineering Copy Rights Virtual University of Pakistan 1 Requirement

More information

Simulator. Chapter 4 Tutorial: The SDL

Simulator. Chapter 4 Tutorial: The SDL 4 Tutorial: The SDL Simulator The SDL Simulator is the tool that you use for testing the behavior of your SDL systems. In this tutorial, you will practice hands-on on the DemonGame system. To be properly

More information

MOSFET Simulation Models

MOSFET Simulation Models MOSFE Simulation Models Dr. David W. Graham West irginia University Lane Department of Computer Science and Electrical Engineering 010 David W. Graham 1 Rigorous Modeling Requires 3D modeling equations

More information

QUBBESoft P/D. QEP III Eprom Programmer For the Sinclair QL. User Manual

QUBBESoft P/D. QEP III Eprom Programmer For the Sinclair QL. User Manual QEP III Eprom Programmer For the Sinclair QL User Manual (Formerly by Care Electronics) QEP III is a very flexible EPROM programmer to be used with the Sinclair QL computer. The principal interface between

More information

Introduction 1. GENERAL TRENDS. 1. The technology scale down DEEP SUBMICRON CMOS DESIGN

Introduction 1. GENERAL TRENDS. 1. The technology scale down DEEP SUBMICRON CMOS DESIGN 1 Introduction The evolution of integrated circuit (IC) fabrication techniques is a unique fact in the history of modern industry. The improvements in terms of speed, density and cost have kept constant

More information

Integrated Simulation Solution for Advanced Power Devices

Integrated Simulation Solution for Advanced Power Devices Integrated Simulation Solution for Advanced Power Devices Objectives of this Presenation Presentation of simulation results for non-silicon power device types SiC Based Power Devices GaN Based Power Devices

More information

Chapter 2 Basic Elements of C++

Chapter 2 Basic Elements of C++ C++ Programming: From Problem Analysis to Program Design, Fifth Edition 2-1 Chapter 2 Basic Elements of C++ At a Glance Instructor s Manual Table of Contents Overview Objectives s Quick Quizzes Class Discussion

More information

Michel Heydemann Alain Plaignaud Daniel Dure. EUROPEAN SILICON STRUCTURES Grande Rue SEVRES - FRANCE tel : (33-1)

Michel Heydemann Alain Plaignaud Daniel Dure. EUROPEAN SILICON STRUCTURES Grande Rue SEVRES - FRANCE tel : (33-1) THE ARCHITECTURE OF A HIGHLY INTEGRATED SIMULATION SYSTEM Michel Heydemann Alain Plaignaud Daniel Dure EUROPEAN SILICON STRUCTURES 72-78 Grande Rue - 92310 SEVRES - FRANCE tel : (33-1) 4626-4495 Abstract

More information

Chapter 16. Burroughs' B6500/B7500 Stack Mechanism 1. E. A. Hauck / B. A. Dent. Introduction

Chapter 16. Burroughs' B6500/B7500 Stack Mechanism 1. E. A. Hauck / B. A. Dent. Introduction Chapter 16 Burroughs' B6500/B7500 Stack Mechanism 1 E. A. Hauck / B. A. Dent Introduction Burroughs' B6500/B7500 system structure and philosophy are an extention of the concepts employed in the development

More information

Incompatibility Dimensions and Integration of Atomic Commit Protocols

Incompatibility Dimensions and Integration of Atomic Commit Protocols The International Arab Journal of Information Technology, Vol. 5, No. 4, October 2008 381 Incompatibility Dimensions and Integration of Atomic Commit Protocols Yousef Al-Houmaily Department of Computer

More information

IBM 3850-Mass storage system

IBM 3850-Mass storage system BM 385-Mass storage system by CLAYTON JOHNSON BM Corporation Boulder, Colorado SUMMARY BM's 385, a hierarchical storage system, provides random access to stored data with capacity ranging from 35 X 1()9

More information

반도체공정 - 김원정. Lattice constant (Å)

반도체공정 - 김원정. Lattice constant (Å) 반도체물리 - 반도체공정 - 김원정 Semiconductors Lattice constant (Å) 1 PN junction Transistor 2 Integrated circuit Integrated circuit originally referred to a miniaturized electronic circuit consisting of semiconductor

More information

Expert Layout Editor. Technical Description

Expert Layout Editor. Technical Description Expert Layout Editor Technical Description Agenda Expert Layout Editor Overview General Layout Editing Features Technology File Setup Multi-user Project Library Setup Advanced Programmable Features Schematic

More information

Full Custom Layout Optimization Using Minimum distance rule, Jogs and Depletion sharing

Full Custom Layout Optimization Using Minimum distance rule, Jogs and Depletion sharing Full Custom Layout Optimization Using Minimum distance rule, Jogs and Depletion sharing Umadevi.S #1, Vigneswaran.T #2 # Assistant Professor [Sr], School of Electronics Engineering, VIT University, Vandalur-

More information

Sketch A Transistor-level Schematic Of A Cmos 3-input Xor Gate

Sketch A Transistor-level Schematic Of A Cmos 3-input Xor Gate Sketch A Transistor-level Schematic Of A Cmos 3-input Xor Gate DE09 DIGITALS ELECTRONICS 3 (For Mod-m Counter, we need N flip-flops (High speeds are possible in ECL because the transistors are used in

More information

Regularity for Reduced Variability

Regularity for Reduced Variability Regularity for Reduced Variability Larry Pileggi Carnegie Mellon pileggi@ece.cmu.edu 28 July 2006 CMU Collaborators Andrzej Strojwas Slava Rovner Tejas Jhaveri Thiago Hersan Kim Yaw Tong Sandeep Gupta

More information

Hierarchical Modeling and Analysis of Process Variations: the First Step Towards Robust Deep Sub-Micron Devices, DC Approach

Hierarchical Modeling and Analysis of Process Variations: the First Step Towards Robust Deep Sub-Micron Devices, DC Approach 1 Hierarchical Modeling and Analysis of Process Variations: the First Step Towards Robust Deep Sub-Micron Devices, DC Approach Pratt School Of Engineering Duke University Student: Devaka Viraj Yasaratne

More information

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION After finishing a schematic of your design (Tutorial-I), the next step is creating masks which are for

More information

ENVI Tutorial: Introduction to ENVI

ENVI Tutorial: Introduction to ENVI ENVI Tutorial: Introduction to ENVI Table of Contents OVERVIEW OF THIS TUTORIAL...1 GETTING STARTED WITH ENVI...1 Starting ENVI...1 Starting ENVI on Windows Machines...1 Starting ENVI in UNIX...1 Starting

More information

(12) Patent Application Publication (10) Pub. No.: US 2013/ A1

(12) Patent Application Publication (10) Pub. No.: US 2013/ A1 US 2013 0082320A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2013/0082320 A1 Alberhasky et al. (43) Pub. Date: Apr. 4, 2013 (54) STRAPPED DUAL-GATE VDMOS DEVICE (52) U.S.

More information

Digital Integrated Circuits (83-313) Lecture 2: Technology and Standard Cell Layout

Digital Integrated Circuits (83-313) Lecture 2: Technology and Standard Cell Layout Digital Integrated Circuits (83-313) Lecture 2: Technology and Standard Cell Layout Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 26 March 2017 Disclaimer: This course

More information

TABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2

TABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2 TABLE OF CONTENTS 1.0 PURPOSE... 1 2.0 INTRODUCTION... 1 3.0 ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2 3.1 PRODUCT DEFINITION PHASE... 3 3.2 CHIP ARCHITECTURE PHASE... 4 3.3 MODULE AND FULL IC DESIGN PHASE...

More information

COMP 388/441 HCI: 07 - Menu Selection, Forms, and Dialog Boxes Menu Selection, Forms, and Dialog Boxes

COMP 388/441 HCI: 07 - Menu Selection, Forms, and Dialog Boxes Menu Selection, Forms, and Dialog Boxes 07 - Menu Selection, Forms, and Dialog Boxes Menus Overview Offer cues, users can categorize actions easier (no syntax recall required) Especially effective when users have little training, use the UI

More information

UNIT IV CMOS TESTING

UNIT IV CMOS TESTING UNIT IV CMOS TESTING 1. Mention the levels at which testing of a chip can be done? At the wafer level At the packaged-chip level At the board level At the system level In the field 2. What is meant by

More information

When it comes to double-density Flash memory, some pairs are just better.

When it comes to double-density Flash memory, some pairs are just better. MirrorBit Flash When it comes to double-density Flash memory, some pairs are just better. AMD pairs high-performance with reliability in a single Flash memory cell, with revolutionary results. Introducing

More information

Taming the Challenges of 20nm Custom/Analog Design

Taming the Challenges of 20nm Custom/Analog Design Taming the Challenges of 20nm Custom/Analog Design Custom and analog designers will lay the foundation for 20nm IC design. However, they face many challenges that arise from manufacturing complexity. The

More information

Increased Productivity Through The Use Of The Display Manager System Jim Anderson, Blue Cross Blue Shield of Nebraska

Increased Productivity Through The Use Of The Display Manager System Jim Anderson, Blue Cross Blue Shield of Nebraska Increased Productivity Through The Use Of The SAS@ Display Manager System Jim Anderson, Blue Cross Blue Shield of Nebraska Abstract The SAS Display Manager System provides an interactive, full screen option

More information

METRICS WIN4145. How Win4145 Stores Information. Project Files. The Win4145 Initialization File. Data and Plot Windows.

METRICS WIN4145. How Win4145 Stores Information. Project Files. The Win4145 Initialization File. Data and Plot Windows. METRICS WIN4145 REFERENCE GUIDE CONTENTS CHAPTER 1: A QUICK TOUR OF WIN4145 How Win4145 Stores Information Project Files The Win4145 Initialization File Data and Plot Windows The Menu Bars The Toolbar

More information

Optimization of Power and Delay in VLSI Circuits Using Transistor Sizing and Input Ordering

Optimization of Power and Delay in VLSI Circuits Using Transistor Sizing and Input Ordering Optimization of Power and Delay in VLSI Circuits Using Transistor Sizing and Input Ordering by Chin Hwee Tan B.S. Electrical Engineering with highest honors University of Illinois at Urbana-Champaign,

More information

11 Patent Number: 5,519,242 Avery 45) Date of Patent: May 21, 1996

11 Patent Number: 5,519,242 Avery 45) Date of Patent: May 21, 1996 United States Patent (19) I I USOO5519242A 11 Patent Number: 5,519,242 Avery 45) Date of Patent: May 21, 1996 54 ELECTROSTATIC DISCHARGE 5,357,126 10/1994 Jimenez... 257/173 PROTECTION CIRCUIT FOR A NMOS

More information