Lab 3 Finite State Machines Automated Teller Machine
|
|
- Bertram Williamson
- 5 years ago
- Views:
Transcription
1 Lab 3 Finite State Machines Automated Teller Machine Design, implement, verify, and test an Automated Teller Machine based on the following specification: The teller machine should provide the following services to the user (operator): Balance Inquiry Cash Withdrawal Deposit Cash Deposit a Check Change PIN (BAL) (COUT) (CIN) (CHEC) (CPIN) Each user has only one checking account linked with the bank. The total amount in a checking account cannot exceed $1500. The amount of money requested upon cash withdrawal cannot be greater than $500. The requested amount should always be in multiples of $20. The user can deposit cash in the form of $10, $20, $50 and $100 bills. The check amount to be deposited can only be an integer value no greater than $99. The minimum amount always available in a checking account is $20. Initial value of the PIN should be set to 0xAB. Please also note that wherever required, the letter N can be displayed in lowercase as n. The machine is capable of Accepting user choices Calculating the balance left in the account after cash withdrawal Updating the available balance after receiving a deposit amount in the form of cash or check. The exact way of performing these tasks using the Digilent Basys 3 board is described below:
2 Step 1: Entering a PIN number The machine should start by displaying PIN on the three leftmost seven-segment displays. Enter an 8-bit binary PIN number using switches SW0-SW7 on Basys 3 board, and then press the center button called Enter (BTNC). Only if the PIN number is accepted, LED0 is switched on. If an incorrect PIN number is entered, text PIN should blink for 3 seconds on the seven segment display and the machine should return to Enter PIN number mode. The ATM can now proceed to step 2. Step 2: Choosing an option The machine displays the first option BAL (Balance Inquiry) The user makes selection using the buttons Up (BTNU) and Down (BTND) of the FPGA board, by scrolling through the wrap-around list of all available services BAL COUT CIN CHEC CPIN Each time the user presses Button Up or Button Down the code of a service is displayed on the seven-segment displays. If the code has three letters, the rightmost seven-segment should not display any letter. The final selection is confirmed using the center button called Enter (BTNC). After making the selection, LED1 is switched on. When the user chooses Balance Inquiry (BAL): Every customer starts with a complimentary balance of $100. If the user chooses the option of Balance Inquiry before any cash withdrawal or deposit, the machine should display $100 as the available balance on the three rightmost seven-segment displays. If the user asks for a balance Inquiry after cash withdrawal or deposit mode, the machine should display the new available balance using the seven-segment displays.
3 LED2 should be switched on (with LED 1 and LED0 remaining in ON state) the entire time user remains in balance inquiry state. When the user chooses Cash Withdrawal (COUT) 0, representing zero dollars requested so far, should be displayed using a seven-segment display. The ATM should accept requests for the following dollar amounts 10 Dollar - Button BTNU 20 Dollar - Button BTND 50 Dollar - Button BTNL 100 Dollar - Button BTNR. After each request is entered the total value of all requests entered so far is displayed on seven segment displays. For example, the amount requested so far may be equal to: 260. The total amount is not allowed to exceed $500 (i.e., any entry leading to exceeding this amount is ignored). The final selection is confirmed using the button Enter (BTNC). If the total amount entered is not a multiple of $20, NP should be displayed for not permitted, and the machine should return to the Cash Withdrawal mode. If case of insufficient funds, INS should be displayed, and the machine should also return to the Cash Withdrawal mode. The total amount requested so far should be reset to 0. If the total amount entered is a valid amount: the user should receive the amount, e.g., 260 blinking for 5 seconds the remaining amount available in the account should be displayed afterwards, e.g., 500 LED3 should be switched on (with LED1 and LED0 remaining in ON state) the entire time user remains in cash withdrawal state. When the user chooses Cash Deposit (CIN) 0, representing the amount of cash to be deposited, should be displayed using a seven segment display. The ATM should accept the following dollar amounts
4 10 Dollar - Button BTNU 20 Dollar - Button BTND 50 Dollar - Button BTNL 100 Dollar - Button BTNR. After each bill is entered the total value of all bills entered so far is displayed. For example, the amount entered so far may be equal to: 220. The total deposit amount is not allowed to exceed $250 (i.e., any entry leading to exceeding this amount is ignored). The final selection is confirmed using the button Enter (BTNC). The total amount to be deposited should be displayed blinking for 5 seconds, The new amount available in the account should be displayed afterwards, e.g., 500 If the new available balance would be greater than the total amount allowed to be kept in a checking account, ODP should be displayed for over deposit, and the machine should return to the Cash Deposit mode. The current amount to be deposited should be reset to 0, which should also be displayed on the seven segment display. LED4 should be switched on (with LED1 and LED0 remaining in ON state) the entire time user remains in cash deposit state. When the user chooses Check Deposit (CHEC) Once in this state, the user can enter the deposit amount using switches on the Basys 3 board. The value of a check is specified in BCD notation, so it can be any integer in the range from 00 to 99. The user confirms the amount entered using the button Enter (BTNC). The total amount to be deposited should be displayed blinking for 5 seconds. The amount on the check (entered using switches) should be added to the previous balance to make the user s new available balance and displayed using the seven-segment displays. For example, the new available balance so far may be equal to: 560. If the new available balance would be greater than the total amount allowed to be kept in a checking account, ODP should be displayed for over deposit, and the machine should return to the Check Deposit mode, with the current amount to be deposited reset to 0.
5 LED5 should be switched on (with LED1 and LED0 remaining in ON state) the entire time user remains in check deposit state. When the user chooses Change PIN (CPIN) The user should enter a new 8-bit PIN number using the switches on Basys 3 board. If the value of the new PIN entered matches the current PIN number, text PIN should blink for 3 seconds on the seven-segment display and the machine should return to the Change PIN mode, otherwise the PIN number should be updated to the new value. LED6 should be switched on (with LED1 and LED0 remaining in ON state) the entire time user remains in change PIN state. Reset condition: Introduce a soft reset, defined as a simultaneous press of buttons BTNL and BTNR. Required tasks: 1. Draw one or more Algorithmic State Machine (ASM) charts implementing the required functionality. Please note that multiple state machines, working in parallel, can be used to achieve the required behavior. 2. Translate the ASM charts to VHDL. 3. Develop a testbench with two versions of timing constants, one used for simulation, and the other used for the actual operation of the circuit on the board. 4. Perform functional simulation of your code. 5. Synthesize your code using Xilinx Vivado. 6. Prepare the correct XDC (Xilinx Design Constraint) file. 7. Implement your circuit using Xilinx Vivado. 8. Check thoroughly all implementation reports. Pay attention to timing, resource usage, and pin allocations. 9. Perform post-synthesis and timing simulations of your circuit using ModelSim or Vivado Simulator. 10. Perform static timing analysis. 11. Check very carefully your pin allocations listed in the report files, and only if these pin allocations are correct, download your bitstream to the FPGA board. 12. Test the operation of your circuit experimentally using the Basys 3 FPGA Board.
6 Deliverables 1. All ASM charts. 2. All source files used for synthesis and implementation of your circuit. 3. Testbench. 4. User constraint files. 5. All synthesis and implementation report files. 6. RTL netlist. 7. Simulation waveforms from the functional, post-synthesis, and timing simulations, proving the correct operation of your circuit, and demonstrating the delay of its critical path in the PDF format. 8. Report file from the static timing analysis. 9. Your own report containing at least the following additional information: Resource utilization. Minimum clock period and maximum clock frequency after synthesis and after implementation. List of any deviations from the original specification. Difficulties encountered and lessons learned. Important Dates Hands-on Session and Introduction to the Experiment Deliverables Due Demo and Q&A Tuesday Section Wednesday Section Friday Section 02/13/ /14/ /16/ /27/2018 8:30am 02/27/2018 9:00-11:40am 02/28/2018 6:50pm 02/28/2018 7:20-10:00pm 03/02/2018 8:00am 03/02/2018 8:40-11:20am
Lab 3 Finite State Machines Movie Ticket Dispensing Machine
Lab 3 Finite State Machines Movie Ticket Dispensing Machine Design, implement, verify, and test a Movie Ticket Dispensing Machine based on the following specification: The machine should allow the choice
More informationLab 3 Sequential Logic for Synthesis. FPGA Design Flow.
Lab 3 Sequential Logic for Synthesis. FPGA Design Flow. Task 1 Part 1 Develop a VHDL description of a Debouncer specified below. The following diagram shows the interface of the Debouncer. The following
More informationLab 6 Using PicoBlaze. Fast Sorting.
Lab 6 Using PicoBlaze. Fast Sorting. Design, implement, and verify experimentally a circuit shown in the block diagram below, composed of the following major components: PicoBlaze-6 microcontroller with
More informationLab 5. Using Fpro SoC with Hardware Accelerators Fast Sorting
Lab 5 Using Fpro SoC with Hardware Accelerators Fast Sorting Design, implement, and verify experimentally a circuit shown in the block diagram below, composed of the following major components: FPro SoC
More informationEITF35 - Introduction to Structured VLSI Design (Fall ) 7. Assignment 3 - Arithmetic Logic Unit (ALU)
EITF35 - Introduction to Structured VLSI Design (Fall 2018 2016 2015) 7 Assignment 3 - Arithmetic Logic Unit (ALU) v.1.1.0 Introduction In this lab assignment, a simple arithmetic logic unit (ALU) will
More informationLab Assignment 1. Developing and Using Testbenches
Lab Assignment 1 Developing and Using Testbenches Task 1 Develop a testbench in VHDL to test and verify the operation of an ALU (Arithmetic Logic Unit), specified using Fig. 1 and Tables 1 and 2. The ALU
More informationLab Assignment 2. Implementing Combinational and Sequential Logic in VHDL
Lab Assignment 2 Implementing Combinational and Sequential Logic in VHDL Task 1 Draw a detailed block diagram of the ALU (Arithmetic Logic Unit), specified using Fig. 1 and Tables 1 and 2. Then develop
More informationTexConnect Online User Guide
TexConnect Online User Guide TexConnect Online User Guide I. Log on.. 2 A. Create Password. 3 B. Reset Password... 4 II. Disclaimer... 5 III. Pool Information.. 6 IV. Transactions A. Deposit... 7 B. Withdrawal.
More informationCCE 3202 Advanced Digital System Design
CCE 3202 Advanced Digital System Design Lab Exercise #2 This lab exercise will show you how to create, synthesize, and test a 3-bit ripple counter. A ripple counter is simply a circuit that outputs the
More informationThe UNIVERSITY of NORTH CAROLINA at CHAPEL HILL
The UNIVERSITY of NORTH CAROLINA at CHAPEL HILL Comp 541 Digital Logic and Computer Design Prof. Montek Singh Fall 2016 Lab #6: A Multidigit Display and a Stop Watch Issued Wed 9/28/16; Due Fri 10/7/16
More informationLab Exercise 4 System on chip Implementation of a system on chip system on the Zynq
Lab Exercise 4 System on chip Implementation of a system on chip system on the Zynq INF3430/INF4431 Autumn 2016 Version 1.2/06.09.2016 This lab exercise consists of 4 parts, where part 4 is compulsory
More informationEE209 Lab Change We Can Believe In
EE209 Lab Change We Can Believe In Introduction In this lab you will complete the control unit and datapath for a vending machine change collector and dispenser. This lab will build on the vending machine
More informationAn easy to read reference is:
1. Synopsis: Timing Analysis and Timing Constraints The objective of this lab is to make you familiar with two critical reports produced by the Xilinx ISE during your design synthesis and implementation.
More informationELEC 204 Digital System Design LABORATORY MANUAL
ELEC 204 Digital System Design LABORATORY MANUAL : Introductory Tutorial For Xilinx ISE Foundation v10.1 & Implementing XOR Gate College of Engineering Koç University Important Note: In order to effectively
More informationMidterm Exam ECE 448 Spring 2019 Wednesday, March 6 15 points
Midterm Exam ECE 448 Spring 2019 Wednesday, March 6 15 points Instructions: Zip all your deliverables into an archive .zip and submit it through Blackboard no later than Wednesday, March 6,
More information1. Synopsis: 2. Merging Algorithm:
Microprogram Control Unit Design: Merging Two Arrays 1. Synopsis: The purpose of this lab is to implement a state machine by using a microprogram control unit design. Microprograming allows flexibility
More informationATM Use Cases. ID: CIS Title: Check Balance Description: Customer aims to know the balance in his/her account
ID: CIS375-01 Title: Login Description: Customer logs into the system by inserting the card and entering pin code. Preconditions: Customer has a bank account and an ATM Card. Postconditions: Customer logged
More informationHow to use the IP generator from Xilinx to instantiate IP cores
ÁÌ ¹ ÁÒØÖÓ ÙØ ÓÒ ØÓ ËØÖÙØÙÖ ÎÄËÁ Ò ÐÐ ¾¼½ µ ÓÙÖ ÔÖÓ Ø Úº½º¼º¼ 1 Introduction This document describes the course projects provided in EITF35 Introduction to Structured VLSI Design conducted at EIT, LTH.
More informationCCE 3202 Advanced Digital System Design
CCE 3202 Advanced Digital System Design Lab Exercise #2 Introduction You will use Xilinx Webpack v9.1 to allow the synthesis and creation of VHDLbased designs. This lab will outline the steps necessary
More informationTSIU03, SYSTEM DESIGN LECTURE 2
LINKÖPING UNIVERSITY Department of Electrical Engineering TSIU03, SYSTEM DESIGN LECTURE 2 Mario Garrido Gálvez mario.garrido.galvez@liu.se Linköping, 2018 1 From 1bit to several bits. TODAY - Review of
More informationBusiness Mobile Banking Quick Reference Guide
Business Mobile Banking Quick Reference Guide American Business Bank Business Mobile Banking Overview Our Business Mobile Banking provides the ability to access business accounts and perform a variety
More informationBUSINESS ADVANTAGE USER GUIDE
Table of Contents Getting Started... Account Summary...5 Navigation Tools...6 Account History...8 Quick Reference Guide...9 Frequently Asked Questions... Need Help?... Getting Started. Visit.. In the Online
More informationVIVADO TUTORIAL- TIMING AND POWER ANALYSIS
VIVADO TUTORIAL- TIMING AND POWER ANALYSIS IMPORTING THE PROJECT FROM ISE TO VIVADO Initially for migrating the same project which we did in ISE 14.7 to Vivado 2016.1 you will need to follow the steps
More informationVivado Walkthrough ECGR Fall 2015
ECGR 2181 - Vivado Walkthrough 1 Vivado Walkthrough ECGR 2181 - Fall 2015 Intro In this walkthrough we re going to go through the process of creating a project, adding sources, writing vhdl, simulating
More informationNEXYS4DRR board tutorial
NEXYS4DRR board tutorial (VHDL Decoder design using Vivado 2015.1) Note: you will need the Xilinx Vivado Webpack version installed on your computer (or you can use the department systems). This tutorial
More informationHeader Description: This use case describes how the ATM user withdraws cash from the ATM.
Use Case: Withdraw Cash Use Case #: UC1 Author: Iteration: JAD Team Detailed Header Description: This use case describes how the ATM user withdraws cash from the ATM. Business Trigger(s): Customer needs
More informationVivado Tutorial. Introduction. Objectives. Procedure. Lab Workbook. Vivado Tutorial
Lab Workbook Introduction This tutorial guides you through the design flow using Xilinx Vivado software to create a simple digital circuit using Verilog HDL. A typical design flow consists of creating
More informationDesign of Digital Circuits
Design of Digital Circuits Lecture 3: Introduction to the Labs and FPGAs Prof. Onur Mutlu (Lecture by Hasan Hassan) ETH Zurich Spring 2018 1 March 2018 1 Lab Sessions Where? HG E 19, HG E 26.1, HG E 26.3,
More informationNumbering Systems. Number Representations Part 1
Introduction Verilog HDL modeling language allows numbers being represented in several radix systems. The underlying circuit processes the number in binary, however, input into and output from such circuits
More informationGrenada Co-operative Bank Limited. User Guide
Grenada Co-operative Bank Limited User Guide Welcome to Co-op Bank s ebanking Service, which provides convenient, private and secure access to your accounts, anywhere and at anytime, using smart phones
More informationFinite State Machines
Lab Workbook Introduction (FSM) are sequential circuit used in many digital systems to control the behavior of systems and dataflow paths. Examples of FSM include control units and sequencers. This lab
More informationLab 2 Implementing Combinational Logic in VHDL. Advanced Testbenches.
Task 1 (30%) Lab 2 Implementing Combinational Logic in VHDL. Advanced Testbenches. Draw a block diagram of the combinational circuit described by the given below pseudocode. Inputs: A: 8-bit unsigned integer
More informationTo design a 4-bit ALU To experimentally check the operation of the ALU
1 Experiment # 11 Design and Implementation of a 4 - bit ALU Objectives: The objectives of this lab are: To design a 4-bit ALU To experimentally check the operation of the ALU Overview An Arithmetic Logic
More informationSimple VERILOG example using VIVADO 2015 with ZYBO FPGA board v 0.1
v Aim I am FPGA novice and want to try classical FPGA design tutorials. I bought perfect modern FPGA board ZYBO (ZYnq BOard) based on Xilinx Z-7010 from Digilent but latest tools from Xilinx VIVADO 2015.2
More information(C) 2010 Pearson Education, Inc. All rights reserved. Dr. Marenglen Biba
Dr. Marenglen Biba In Chapters 12 13, you design and implement an object-oriented automated teller machine (ATM) software system. Concise, carefully paced, complete design and implementation experience.
More informationELEC 4200 Lab#0 Tutorial
1 ELEC 4200 Lab#0 Tutorial Objectives(1) In this Lab exercise, we will design and implement a 2-to-1 multiplexer (MUX), using Xilinx Vivado tools to create a VHDL model of the design, verify the model,
More informationECE2029: Introduction to Digital Circuit Design Lab 4 Building a Sequential Logic Circuit A Four Digit 7-Segment Display Driver
ECE2029: Introduction to Digital Circuit Design Lab 4 Building a Sequential Logic Circuit A Four Digit 7-Segment Display Driver Objective: In this lab you will implement a driver circuit for the 4-digit
More informationThe Hong Kong Polytechnic University
COMP1001-Problem Solving in IT Top-Down Design Objective: Upon completion of this lab, you will be able to: How to use top down design to design an Automatic teller machine (ATM) Structure of Top-Down
More informationDigital Design Using VHDL Using Xilinx s Tool for Synthesis and ModelSim for Verification
Digital Design Using VHDL Using Xilinx s Tool for Synthesis and ModelSim for Verification Ahmed Abu-Hajar, Ph.D. abuhajar@digitavid.net Digitavid, Inc San Jose, CA Session One Outline Introducing VHDL
More informationLab Exercise 1 Design Flow and VHDL
Lab Exercise 1 Design Flow and VHDL INF3430/4431 Autumn 2016 Version 1.2/17.08.2016 Note! Before you start, read this: Mandatory assignments and other hand-ins at the Department of Informatics at http://www.mn.uio.no/ifi/english/studies/admin/mandatoryassignments/index.html.
More informationENEE 245 Lab 1 Report Rubrics
ENEE 4 Lab 1 Report Rubrics Design Clearly state the design requirements Derive the minimum SOP Show the circuit implementation. Draw logic diagram and wiring diagram neatly Label all the diagrams/tables
More informationCPEN 230L: Introduction to Digital Logic Laboratory Lab 7: Multiplexers, Decoders, and Seven Segment Displays
CPEN 230L: Introduction to Digital Logic Laboratory Lab 7: Multiplexers, Decoders, and Seven Segment Displays Purpose Learn about multiplexers (MUXs), decoders and seven segment displays. Learn about hierarchical
More informationEITF35 - Introduction to Structured VLSI Design (Fall 2017) Course projects
1 EITF35 - Introduction to Structured VLSI Design (Fall 2017) Course projects v.1.0.0 1 Introduction This document describes the course projects provided in EITF35 Introduction to Structured VLSI Design
More informationBanking System Upgrade - Frequently Asked Questions (FAQs)
Banking System Upgrade - Frequently Asked Questions (FAQs) What does banking system upgrade mean and why do we need to upgrade our banking system? A banking system upgrade means we are changing the technology
More informationVivado Tutorial. Introduction. Objectives. Procedure
Lab Workbook Introduction This tutorial guides you through the design flow using Xilinx Vivado software to create a simple digital circuit using VHDL. A typical design flow consists of creating model(s),
More informationExperiment 3. Digital Circuit Prototyping Using FPGAs
Experiment 3. Digital Circuit Prototyping Using FPGAs Masud ul Hasan Muhammad Elrabaa Ahmad Khayyat Version 151, 11 September 2015 Table of Contents 1. Objectives 2. Materials Required 3. Background 3.1.
More informationRequirements document for an automated teller machine. network
Requirements document for an automated teller machine network August 5, 1996 Contents 1 Introduction 2 1.1 Purpose : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : 2 1.2 Scope
More informationTechnology Upgrade User Guide
Technology Upgrade User Guide TABLE OF CONTENTS Message from the President/CEO... 1 Technology Upgrade Information... 2 Why Are We Upgrading?... 2 Important Dates to Remember... 3 Upgrade Impacts Debit
More informationECE 436 Laboratory 4 TARGETING THE XESS PROTO-BOARD AND PHYSICAL TESTING WITH A LOGIC ANALYZER
ECE 436 Laboratory 4 TARGETING THE XESS PROTO-BOARD AND PHYSICAL TESTING WITH A LOGIC ANALYZER Description: For this laboratory, you will be learning how to constrain your design to FPGA pins, generate
More informationTutorial on FPGA Design Flow based on Aldec Active HDL. Ver 1.5
Tutorial on FPGA Design Flow based on Aldec Active HDL Ver 1.5 1 Prepared by Ekawat (Ice) Homsirikamol, Marcin Rogawski, Jeremy Kelly, Kishore Kumar Surapathi and Dr. Kris Gaj This tutorial assumes that
More informationGetting Started with Xilinx WebPack 13.1
Getting Started with Xilinx WebPack 13.1 B. Ackland June 2011 (Adapted from S. Tewksbury notes WebPack 7.1) This tutorial is designed to help you to become familiar with the operation of the WebPack software
More informationTutorial on FPGA Design Flow based on Xilinx ISE WebPack and ModelSim. ver. 2.0
Tutorial on FPGA Design Flow based on Xilinx ISE WebPack and ModelSim ver. 2.0 Updated: Fall 2013 1 Preparing the Input: Download examples associated with this tutorial posted at http://ece.gmu.edu/tutorials-and-lab-manuals
More informationEITF35 - Introduction to the Structured VLSI Design (Fall 2016) Interfacing Keyboard with FPGA Board. (FPGA Interfacing) Teacher: Dr.
EITF35 - Introduction to the Structured VLSI Design (Fall 2016) Interfacing Keyboard with FPGA Board (FPGA Interfacing) Teacher: Dr. Liang Liu v.1.0.0 1 Abstract This document describes the basic behavior
More informationFirstNet for Business
Page 1" First State Community Bank FirstNet for Business End-User Guide Page 2" Table of Contents" Logging In... 3% Changing Your Password... 4% Cash User Login Screen... 4% Navigation... 7% Account Listing
More informationFinite State Machines
Lab Workbook Introduction (FSM) are sequential circuit used in many digital systems to control the behavior of systems and dataflow paths. Examples of FSM include control units and sequencers. This lab
More informationPersonal Banking Upgrade 2.MO Guide
Personal Banking Upgrade 2.MO Guide Everything You Need to Know About our Upcoming Enhancements What s Inside? Key dates when systems will be unavailable Instructions for logging into Online Banking after
More informationPhone Banking BSP. User Guide. Why wait in line? Bank by phone with BSP. Bank South Pacific.
Phone Banking BSP User Guide Why wait in line? Bank by phone with BSP Bank South Pacific www.bsp.com.pg Contents: Banking by Phone 2 Getting Started 3 Your Phone 3 Your BSP Identification Number & PAC
More informationCSE/ESE 260M Introduction to Digital Logic and Computer Design. Lab 3 Supplement
CSE/ESE 260M Introduction to Digital Logic and Computer Design Due 11/13/2013 and 11/20/2013 Lab 3 Supplement Recall and follow the General notes from lab 1. You may work in groups of up to 2 (but no more
More informationand 32 bit for 32 bit. If you don t pay attention to this, there will be unexpected behavior in the ISE software and thing may not work properly!
This tutorial will show you how to: Part I: Set up a new project in ISE 14.7 Part II: Implement a function using Schematics Part III: Simulate the schematic circuit using ISim Part IV: Constraint, Synthesize,
More informationPractical 4: RTC on FPGA
Practical 4: RTC on FPGA EEE4084F 2015-04-13 Background This practical is divided into two parts. The first is a tutorial that shows you how to set up a new FPGA project in Xilinx ISE. The second is a
More informationECE 4305 Computer Architecture Lab #1
ECE 4305 Computer Architecture Lab #1 The objective of this lab is for students to familiarize with the FPGA prototyping system board (Nexys-2) and the Xilinx software development environment that will
More informationNorthStar Bank Mobile Banking
NorthStar Bank Mobile Banking Mobile Banking allows you to access your accounts and perform a variety of banking functions from the convenience of a mobile device, such as a cell phone, smartphone, or
More informationTutorial on FPGA Design Flow based on Xilinx ISE Webpack and ModelSim. ver. 1.5
Tutorial on FPGA Design Flow based on Xilinx ISE Webpack and ModelSim ver. 1.5 1 Prepared by Marcin Rogawski, Ekawat (Ice) Homsirikamol, Kishore Kumar Surapathi and Dr. Kris Gaj The example codes used
More informationThe UNIVERSITY of NORTH CAROLINA at CHAPEL HILL
The UNIVERSITY of NORTH CAROLINA at CHAPEL HILL Comp 541 Digital Logic and Computer Design Prof. Montek Singh Fall 2016 Lab #5: Working with the boards! Issued Wed 9/21/16; Due Wed 9/28/16 (submit by 11:59pm)
More informationDesign Flow Tutorial
Digital Design LU Design Flow Tutorial Jakob Lechner, Thomas Polzer {lechner, tpolzer}@ecs.tuwien.ac.at Department of Computer Engineering University of Technology Vienna Vienna, October 8, 2010 Contents
More informationDesign a three-input, two-output sequential digital circuit which functions as a digital locking mechanism. LOCK ALARM
Department of Computing Course 112 Hardware First Year Laboratory Assignment Dates for the session 2005-2006: Hand out Date: 10 th January 2006 Hand in deadline (electronic and written report): 17.00 Monday
More informationTutorial on FPGA Design Flow based on Aldec Active HDL. Ver 1.5
Tutorial on FPGA Design Flow based on Aldec Active HDL Ver 1.5 1 Prepared by Ekawat (Ice) Homsirikamol, Marcin Rogawski, Jeremy Kelly, John Pham, and Dr. Kris Gaj This tutorial assumes that you have basic
More informationIn addition to these resources, our staff will be on hand to help walk you through any questions or concerns you have post-conversion.
Dear Valued Member, In an effort to better support your financial needs, United 1st Federal Credit Union will convert the former Community United core data processing system platform to the current United
More informationEE 367 Logic Design Lab #1 Introduction to Xilinx ISE and the ML40X Eval Board Date: 1/21/09 Due: 1/28/09
EE 367 Logic Design Lab #1 Introduction to Xilinx ISE and the ML40X Eval Board Date: 1/21/09 Due: 1/28/09 Lab Description Today s lab will introduce you to the Xilinx Integrated Software Environment (ISE)
More informationBusiness Online Banking
First State Community Bank Business Online Banking End User Guide Table of Contents Logging In... 3 Navigation... 5 Account Activity Options... 7 Transactions... 8 Transfers... 9 Stop Payments...10 Statements...12
More informationCS 215 Spring 2018 Project 2
1 CS 215 Spring 2018 Project 2 Learning Objectives: - Use of parallel arrays to store data - Writing functions from a detailed design document - Reading data from files and writing data to files - More
More informationCounters, Timers and Real-Time Clock
Introduction In the previous lab, you learned how the Architectural Wizard can be used to generate a desired clock frequency and how the IP Catalog can be used to generate various cores including counters.
More informationVHDL for Synthesis. Course Description. Course Duration. Goals
VHDL for Synthesis Course Description This course provides all necessary theoretical and practical know how to write an efficient synthesizable HDL code through VHDL standard language. The course goes
More informationDirect Deposit - Paycheck
Date Modified Last Changed by Status 4/24/2012 8:37:00 AM System Office FINAL The University of Maine System (UMS) encourages employees to take advantage of a direct deposit of their paycheck into the
More informationemobile Banking emobile Web Banking Requirements Enrolling through Online Banking
emobile Banking emobile Banking refers to the use of a mobile device to perform online banking tasks such as monitoring account balances, transferring funds between accounts, making epay payments and locating
More informationIntroduction. In this exercise you will:
Introduction In a lot of digital designs (DAQ, Trigger,..) the FPGAs are used. The aim of this exercise is to show you a way to logic design in a FPGA. You will learn all the steps from the idea to the
More informationBehavioral Modeling and Timing Constraints
Introduction Behavioral modeling was introduced in Lab 1 as one of three widely used modeling styles. Additional capabilities with respect to testbenches were further introduced in Lab 4. However, there
More informationLab 6 Debugging. Objective. Introduction. Prelab
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Lab 6 Debugging Objective You will explore several techniques for debugging a digital
More information/ 1. Online Banking User Guide SouthStateBank.com / (800)
/ 1 Online Banking User Guide SouthStateBank.com / (800) 277-2175 06132017 Welcome Thank you for using South State s Online Banking. Whether you are a first time user or an existing user, this guide will
More informationLABORATORY # 6 * L A B M A N U A L. Datapath Components - Adders
Department of Electrical Engineering University of California Riverside Laboratory #6 EE 120 A LABORATORY # 6 * L A B M A N U A L Datapath Components - Adders * EE and CE students must attempt also to
More informationCircuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web:
Circuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web: www.vhdl.us Appendix C Xilinx ISE Tutorial (ISE 11.1) This tutorial is based on ISE 11.1 WebPack (free at
More informationEarly Models in Silicon with SystemC synthesis
Early Models in Silicon with SystemC synthesis Agility Compiler summary C-based design & synthesis for SystemC Pure, standard compliant SystemC/ C++ Most widely used C-synthesis technology Structural SystemC
More informationECE2029: Introduction to Digital Circuit Design. Lab 2 Implementing Combinational Functional Blocks
ECE2029: Introduction to Digital Circuit Design Lab 2 Implementing Combinational Functional Blocks Objective: In this lab exercise you will simulate, test, and download various digital circuits which implement
More information/ 1. Online Banking User Guide SouthStateBank.com / (800)
/ 1 Online Banking User Guide SouthStateBank.com / (800) 277-2175 01242018 Welcome Thank you for using South State s Online Banking. Whether you are a first time user or an existing user, this guide will
More informationCSE P567 - Winter 2010 Lab 1 Introduction to FGPA CAD Tools
CSE P567 - Winter 2010 Lab 1 Introduction to FGPA CAD Tools This is a tutorial introduction to the process of designing circuits using a set of modern design tools. While the tools we will be using (Altera
More informationTutorial on FPGA Design Flow based on Aldec Active HDL. ver 1.7
Tutorial on FPGA Design Flow based on Aldec Active HDL ver 1.7 Fall 2012 1 Prepared by Ekawat (Ice) Homsirikamol, Marcin Rogawski, Jeremy Kelly, Kishore Kumar Surapathi, Ambarish Vyas, Malik Umar Sharif
More informationIntroduction. About this tutorial. How to use this tutorial
Basic Entry & not About this tutorial This tutorial consists of an introduction to creating simple circuits on an FPGA using a variety of methods. There are two ways to create the circuit: using or by
More informationLab 6 : Introduction to Verilog
Lab 6 : Introduction to Verilog Name: Sign the following statement: On my honor, as an Aggie, I have neither given nor received unauthorized aid on this academic work 1 Objective The main objective of
More informationSpeaker: Shao-Wei Feng Adviser: Prof. An-Yeu Wu Date: 2010/09/28
99-1 Under-Graduate Project Verilog Simulation & Debugging Tools Speaker: Shao-Wei Feng Adviser: Prof. An-Yeu Wu Date: 2010/09/28 ACCESS IC LAB Outline Basic Concept of Verilog HDL Gate Level Modeling
More informationEvaluating SiFive RISC- V Core IP
Evaluating SiFive RISC- V Core IP Drew Barbier January 2018 drew@sifive.com 3 Part Webinar Series Webinar Recordings and Slides: https://info.sifive.com/risc-v-webinar RISC-V 101 The Fundamentals of RISC-V
More informationClinCard Reference Guide: Site Coordinator
ClinCard Reference Guide: Site Coordinator How to Login to www.clincard.com 1) Login to www.clincard.com. 2) Enter your login and password as provided to you. Keep in mind that your login and password
More informationEET2141 Project 2: Binary Adder Using Xilinx 7.1i Due Friday April 25
EET2141 Project 2: Binary Adder Using Xilinx 7.1i Due Friday April 25 Introduction This Xilinx project introduces the characteristics of the ripple carry adder. From the last project, you learned that
More informationCargills Bank Mobile Banking Frequently Asked Questions (FAQs) pg. 0
Cargills Bank Mobile Banking Frequently Asked Questions (FAQs) pg. 0 Frequently Asked Questions (FAQs) FAQs Registration / Activation 1. What is Cargills Bank Mobile Banking facility? Cargills Bank Mobile
More informationLAB 5 Implementing an ALU
Goals To Do Design a practical ALU LAB 5 Implementing an ALU Learn how to extract performance numbers (area and speed) Draw a block level diagram of the MIPS 32-bit ALU, based on the description in the
More informationFPGA Design Flow. - from HDL to physical implementation - Victor Andrei. Kirchhoff-Institut für Physik (KIP) Ruprecht-Karls-Universität Heidelberg
FPGA Design Flow - from HDL to physical implementation - Victor Andrei Kirchhoff-Institut für Physik (KIP) Ruprecht-Karls-Universität Heidelberg 6th Detector Workshop of the Helmholtz Alliance Physics
More informationThe Heyseller VISA Prepaid Card is not a credit card. It is a prepaid, stored value and reloadable
1. General FAQ s: 1.1 What is the Heyseller VISA Prepaid Card? The Heyseller VISA Prepaid Card is not a credit card. It is a prepaid, stored value and reloadable payment vehicle. Once funds are deposited
More informationTutorial on FPGA Design Flow based on Aldec Active HDL. ver 1.6
Tutorial on FPGA Design Flow based on Aldec Active HDL ver 1.6 Fall 2011 1 Prepared by Ekawat (Ice) Homsirikamol, Marcin Rogawski, Jeremy Kelly, Kishore Kumar Surapathi, Ambarish Vyas, Umar Sharif and
More informationDIGITAL LOGIC WITH VHDL (Fall 2013) Unit 1
DIGITAL LOGIC WITH VHDL (Fall 23) Unit DESIGN FLOW DATA TYPES LOGIC GATES WITH VHDL TESTBENCH GENERATION DESIGN FLOW Design Entry: We specify the logic circuit using a Hardware Description Language (e.g.,
More informationDE2 Board & Quartus II Software
January 23, 2015 Contact and Office Hours Teaching Assistant (TA) Sergio Contreras Office Office Hours Email SEB 3259 Tuesday & Thursday 12:30-2:00 PM Wednesday 1:30-3:30 PM contre47@nevada.unlv.edu Syllabus
More information3. How do I transfer money using PesaLink from my ABC Bank account?
PESALINK MONEY TRANSFER SERVICE FREQUENTLY ASKED QUESTIONS 1. What is PesaLink? PesaLink is a new money transfer service that enables interbank transfers from one person to another on all banks retail
More information