HSMC SATA RAID board [AB12-HSMCRAID] Manual [Ver1.0E]
|
|
|
- Matilda Lee
- 5 years ago
- Views:
Transcription
![HSMC SATA RAID board [AB-HSMCRAID] Manual [Ver.0E] Introduction Thank you for choosing HSMC SATA RAID board [Part Number: AB-HSMCRAID] ( RAID board in this manual.](/docs-images/93/113551524/images/1-1.jpg ") The RAID board is compliant with HSMC standard of Altera and provides SATA channels at maximum by high speed serial interface in HSMC so that user can build SATA RAID prototype system.")
1 HSMC SATA RAID board [AB-HSMCRAID] Manual [Ver.0E] Introduction Thank you for choosing HSMC SATA RAID board [Part Number: AB-HSMCRAID] ( RAID board in this manual.) The RAID board is compliant with HSMC standard of Altera and provides SATA channels at maximum by high speed serial interface in HSMC so that user can build SATA RAID prototype system. The RAID board can directly connect with pcs of. -SATA drive. User can supply power to the connected SATA drive via -pin ATX Standard power connector. On-board 0MHz low-jitter differential oscillator will supply high-quality reference SATA clock to the refclk input of FPGA via HSMC I/F (CLKINp/n). Board Appearance The RAID board size is mm width and 90mm length. Following figure- and figure- shows component side and solder side appearance respectively. Figure-: AB-HSMCRAID component side Copyright 0 Design Gateway Co,.Ltd. All rights reserved.
2 Figure-: AB-HSMCRAID solder side Connection to the FPGA board Connect the RAID board with HSMC connector on the FPGA board. For. -SATA drive connection, user can directly connect SATA drive with CN0 CN SATA connector on the RAID board. Use -pin ATX Standard power connector for SATA drive power supply. User must check that all SATA drives, RAID board and FPGA board are powered off when remove or connect. To connect. -SATA drive, use SATA general extention cable. Following general extention cable is suitable for. usage. Vendor: AREA (Setagaya Denki) Product Number: AR-S00S URL : Vendor: AINEX Product Number: SAT-EXPA URL : When user want to assign SATA channel of the RAID board as a SATA Device to connect with SATA Host-PC, use above extention cable along with the following crossover adapter provided from DesignGateway. Vendor: DesignGateway Product Number: AB0-CROSSOVER URL : Copyright 0 Design Gateway Co,.Ltd. All rights reserved.
3 Pin Assignment Pin assignment of HSMC on the RAID board is listed following table-. HSMC Pin# (*) Samtec Pin# (*) HSMC definition Signal Name RAID Bd destination connection TX_ HTP CN-S (TX Pos) RX_ HRP CN- (RX Pos) TX_N HTN CN- (TX Neg) RX_N HRN CN- (RX Neg) TX_ HTP CN-S (TX Pos) RX_ HRP CN- (RX Pos) 9 TX_N HTN CN- (TX Neg) 0 RX_N HRN CN- (RX Neg) 9 TX_ HTP CN-S (TX Pos) 0 RX_ HRP CN- (RX Pos) TX_N HTN CN- (TX Neg) RX_N HRN CN- (RX Neg) 9 TX_ HTP CN-S (TX Pos) 0 RX_ HRP CN- (RX Pos) TX_N HTN CN- (TX Neg) RX_N HRN CN- (RX Neg) TX_ HTP CN-S (TX Pos) RX_ HRP CN- (RX Pos) 9 TX_N HTN CN- (TX Neg) 0 RX_N HRN CN- (RX Neg) TX_P HTP CN-S (TX Pos) RX_P HRP CN- (RX Pos) TX_N HTN CN- (TX Neg) RX_N HRN CN- (RX Neg) TX_P HTP CN-S (TX Pos) RX_P HRP CN- (RX Pos) 9 TX_N HTN CN- (TX Neg) 0 RX_N HRN CN- (RX Neg) 9 TX_P0 HT0P CN0-S (TX Pos) 0 RX_P0 HR0P CN0- (RX Pos) TX_N0 HT0N CN0- (TX Neg) RX_N0 HR0N CN0- (RX Neg) CLKINP SCKN (via R) X- (*) CLKINN SCKP (via R) X- (*) Table: HSMC pin assignment of AB-HSMCRAID board Note: (*) HSMC Pin# is pin number defined in HSMC standard, while Samtec Pin# is pin number of connector specification. (*) 0MHz SATA reference clock of CLKINP/N is reversed in its polarity due to the board trace, however, this polarity invertion is no problem because differential clock waveform is symmetrical. Copyright 0 Design Gateway Co,.Ltd. All rights reserved.
4 Disclaimer DesignGateway is exempted from any damage to the connected SATA device or FPGA board. DesignGateway does not guarantee transfer speed performance. [Inquiry] URL : mailto:sales@design-gateway.com Revision History Revision Date Description.0E -Jul-0 Release English manual Copyright 0 Design Gateway Co,.Ltd. All rights reserved.
5 D D C C B B A A [Vot=.V] Component side test pin Solder side test pin [POWER] (No mount) (LVDS-level differential clock) -:Short -:Open AB-HSMCRAID.0 RAID A Friday, January, 0 Title Size Document Number Rev Date: Sheet of HR0N JTAG JTAG HT0N HT0P HR0P HTN TP TP RP HRN RN HTP HTN T0P HTP HR0N RN RP TN HTP HRN RN TP TP HT0N HRN PWRV RP TP TN HTN PWRV PWRV PWRV PWRV HT0P HTN HRP HTP HTN HTN HRP HRP LA HR0P HRP RP RP HTN TN PWRV HRP HRP TP HRP RN T0N HRN HRN RN HRN HRN PWRV PWRV RN RN TN R0N RP HTP TN HTP TN RP HTP TN TP R0P HTN HTP HRP HRN HTN HTP HTN HTP HTN HTN HTP HTP HTP HTN HTP HTN HRN HRP HRP HRN HRP HRP HRN HRN HRP HRP HRN HRN VCC VCK DC0 CKP SCKN CKN SCKP AJ VCC DD0 PWRV T HK--S JD QTH L-D-A C C LED PGC C CN --ML P P P0 P P S S V_ V_ V_ C0 R 00K U MCT-ADJE/DC VIN SHDN VOUT ADJ TAB C C C C C C R 0K JP SOLJ C CN --ML P P P0 P P S S V_ V_ V_ R 0 C R 0 C C C R9 0 C C C 0.u CN --ML P P P0 P P S S V_ V_ V_ CN --ML P P P0 P P S S V_ V_ V_ C0 C 0.u C CN --ML P P P0 P P S S V_ V_ V_ CN --ML P P P0 P P S S V_ V_ V_ C C C C9 U IPLockDevice VDD NC NC NC NC DC0 DD0 TP HK--S C C9 X DiffOsc(0MHz) OE NC OUT OUT_B VCC TP HK--S C C.u R C9 R C C R K T HK--S R K C0 T HK--S CN0 --ML P P P0 P P S S V_ V_ V_ C T HK--S CN 0- T HK--S JA QTH L-D-A T HK--S JB QTH L-D-A C C.u JC QTH L-D-A CN --ML P P P0 P P S S V_ V_ V_
SFPFMC User Manual Rev May-14
SFPFMC User Manual Rev1.0 15-May-14 1 Introduction Thank you for choosing SFPFMC board [Part Number: AB15-SFPFMC]. SFPFMC board is compliant with FMC standard (HPC) and provides four SFP+ channels, so
SATA Storage Duplicator Instruction on KC705 Rev Sep-13
SATA Storage Duplicator Instruction on KC705 Rev1.0 24-Sep-13 This document describes the step to run SATA Duplicator Demo for data duplication from one SATA disk to many SATA disk by using Design Gateway
USB3.0-IP FMC demo board Manual [ Ver2.0E] AB07-USB3FMC (2.5V I/O) or AB07-USB3FMC-1.8VIF (1.8V I/O)
![USB3.0-IP FMC demo board Manual [ Ver2.0E] AB07-USB3FMC (2.5V I/O) or AB07-USB3FMC-1.8VIF (1.8V I/O)](/thumbs/77/76057753.jpg "USB3.0-IP FMC demo board Manual [ Ver2.0E] AB07-USB3FMC (2.5V I/O) or AB07-USB3FMC-1.8VIF (1.8V I/O)")
USB3.0-IP FMC demo board Manual [ Ver2.0E] AB07-USB3FMC (2.5V I/O) or AB07-USB3FMC-1.8VIF (1.8V I/O) Introduction Thank you for choosing USB3.0-IP FMC demo board [Part Number:AB07-USB3FMC] ( demo board
XRM-HSSDC2A. High Speed Serial Adaptor Module. User Guide. Version 1.1
XRM-HSSDC2A High Speed Serial Adaptor Module User Guide Copyright 2008 Alpha Data Parallel Systems Ltd. All rights reserved. This publication is protected by Copyright Law, with all rights reserved. No
SATA-IP Device Demo Instruction on AC701 Rev Apr-14
SATA-IP Device Demo Instruction on AC701 Rev1.0 11-Apr-14 This document describes SATA-IP Device evaluation procedure on AC701 using SATA-IP Device reference design bit-file. 1 Environment For real board
SATA-IP Bridge Demo Instruction on AC701 Rev1.0 9-May-14
SATA-IP Bridge Demo Instruction on AC701 Rev1.0 9-May-14 This document describes SATA-IP Bridge evaluation procedure using bit file from Bridge reference design on AC701 board. 1 Environment For real board
Design Guidelines for 100 Gbps - CFP2 Interface
2014.01.16 AN-684 Subscribe This document shows an example layout design that implements a 4 x 25/28 Gbps CFP2 module interface that meets the insertion and return loss mask requirements proposed in the
Stratix4 GX SATA3 RAID Demo Instruction Rev Oct-12
Stratix4 GX SATA3 RAID Demo Instruction Rev1.0 31-Oct-12 This document describes the instruction to run 4-ch RAID0 of SATA3-IP demo on Stratix IV GX development board. 1 Environment Setup To run RAID demo,
SATA-IP Introduction (Intel)
SATA-IP Introduction (Intel) Ver1.8E Support Arria10 SX Magician of the Storage! 7 January 2019 Design Gateway Page 1 Agenda SATA Overview Summary, Features and Trend Merit and Solution SATA-IP Introduction
USB3D-IP (USB3.0-Device function IP) demo manual Rev 1.3E / 15 May, 2015
USB3D-IP (USB3.0-Device function IP) demo manual Rev 1.3E / 15 May, 2015 This document describes USB3D-IP (USB3.0 device function IP-Core) evaluation procedure using Altera evaluation board (CycloneIV
PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram
s Features ÎÎPCIe 3.0 compliant à à Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible output ÎÎSupply voltage of 3.3V ±10% ÎÎ25MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V Current
RAID prototype system introduction. SATA-IP RAID prototype system for Xilinx FPGA. 3 September 2018 Design Gateway Page 1.
RAID prototype system introduction Ver1.3E - RAID prototype system for Xilinx FPGA 3 September 2018 Design Gateway Page 1 System Outline RAID prototype for the latest Xilinx FPGA Use RAID adapter board
SATA-IP Introduction (Intel)
SATA-IP Introduction (Intel) Ver1.7E Support Arria10 SX Magician of the Storage! 3 April 2017 Design Gateway Page 1 Agenda SATA Overview Summary, Features and Trend Merit and Solution SATA-IP Introduction
One Technology Way P.O. Box 9106 Norwood, MA Tel: Fax:
One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com DPG3 The DPG3, or Data Pattern Generator 3, is a device designed to support the evaluation of
MC20902-EVB. MC20902 D-PHY 5-Channel Master Transmitter Evaluation Board User's Guide PRELIMINARY DATASHEET. Version February 2014.
C O N F MC20902 D-PHY 5-Channel Master Transmitter Evaluation Board User's Guide I D E N PRELIMINARY DATASHEET Version 1.00 T February 2014 I Meticom GmbH A L Meticom GmbH Page 1 of 14 Revision History
CB-52 Development board for the Spark-100 and Spark-102 Product Brief
CB-52 Development board for the Spark-100 and Spark-102 Version 2.01 Product Brief Document Revision History Revision Date Description 1.0 3.10.2016 Initial version 2.0 21.5.2017 Pin out was taken to another
CVR-CFP-40GBase-4xSFP
CVR-CFP-40GBASE-4xSFP CFP to 4xSFP+ converter OVERVIEW The CVR-CFP-40GBase-4xSFP is a 40G transceiver module designed for CFP to SFP+ conversion. Standard 10G SFP transceivers can then be used for 40Gbps
XYT-DAC_QSFP+ to QSFP+
XYT-DAC_QSFP+ to QSFP+ RoHS Compliant 40Gb/s QSFP+ TO QSFP+ Copper Cable Assembly 26 AWG PASSIVE Product Features Support for multi-gigabit data rates up to 40Gbps Hot-pluggable QSFP+ footprint Available
REV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 7-25-12 Any assistance, services, comments, information, or suggestions provided by SMSC (including without limitation any comments to the effect that the Company
QSFP+ Passive Copper Cable QSFP-40G-0xC
QSFP+ Passive Copper Cable QSFP-40G-0xC Features QSFP+ conforms to the Small Form Factor SFF-8436 4-Channel Full-Duplex Passive Copper Cable Transceiver Support for multi-gigabit data rates :1.0 Gbps -
Description. Features. Application. Ordering information
Description APAC QSFP28 Active Optical Cable (AOC) product is a new high speed pluggable I/O interface products. This interconnecting module offers 4 channels and maximum bandwidth of 100Gbps. This module
This application note is written for a reader that is familiar with Ethernet hardware design.
AN 14.8 LAN8700/LAN8700I and LAN8187/LAN8187I Ethernet PHY Layout Guidelines 1 Introduction 1.1 Audience 1.2 Overview The LAN8700/LAN8700I and LAN8187/LAN8187I are highly-integrated devices designed for
User s Guide. Mixed Signal DSP Solutions SLLU011
User s Guide July 2000 Mixed Signal DSP Solutions SLLU011 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product
T Q S 2 1 L H 8 X 8 1 x x
Specification Quad Small Form-factor Pluggable Plus QSFP+ TO 4xSFP+ AOC Ordering Information T Q S 2 1 L H 8 X 8 1 x x Distance Model Name Voltage Category Device type Interface LOS Temperature TQS-21LH8-X81xx
DS3112RD DS3/E3 Multiplexer Reference Design
DS3112RD DS3/E3 Multiplexer Reference Design www.maxim-ic.com GENERAL DESCRIPTION The DS3112RD is a reference design for the DS3112 DS3/E3 framer/mux and the DS3150 DS3/E3 LIU. Both devices are surface
Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface
Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface Characterization Report Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for
2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs and
HDMI to FMC Module User Guide
HDMI to FMC Module User Guide Rev. 1.0.37-17 September 2015 http://www.exostivlabs.com 1 Table of Contents HMDI to FMC Module...3 Introduction...3 Features...3 Physical Dimensions...4 HDMI Connector...4
19. VITA 57.1 FMC HPC Connector
Table 1-27: Switch S2 Configuration Details Switch Configuration Mode/Method Switch Net Name JTAG System ACE CF Slave SelectMAP Platform Flash XL Master BPI P30 Linear Flash S2.1 CCLK_EXTERNAL Off On Off
CHENBRO. 8-Port 6Gb/s SATA Backplane 80H A0. User s Manual. September / 2010
CHENBRO 8-Port 6Gb/s SATA Backplane 80H10313107A0 September / 2010 1 Copyright Copyright 2010 Chenbro Micom Co., Ltd.. All rights reserved. Unless otherwise indicated, all materials in this manual are
ML623 Virtex-6 FPGA GTX Transceiver Characterization Board User Guide. UG724 (v1.1) September 15, 2010
ML623 Virtex-6 FPGA GTX Transceiver Characterization Board User Guide Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation ) to you solely for use in the
CB-50 Development board for the Spark-100 Product Brief
CB-50 Development board for the Spark-100 Version 1.0 Product Brief Contents 1 Scope... 3 2 Overview... 3 2.1 Top view... 4 2.2 Bottom view... 4 2.3 Ordering options... 5 3 Detailed description... 6 3.1
High Speed Serial Adaptor Module plus Dual JPEG 2000 CODEC
XRM-FCN-C1 High Speed Serial Adaptor Module plus Dual JPEG 2000 CODEC User Guide Copyright 2008 Alpha Data Parallel Systems Ltd. All rights reserved. This publication is protected by Copyright Law, with
SO-CFP-ER-DWDM. CFP, 103/112 Gbps, DWDM tuneable, SM, DDM, 20km OVERVIEW PRODUCT FEATURES APPLICATIONS ORDERING INFORMATION DATASHEET 4.
SO-CFP-ER4-DWDM CFP, 103/112 Gbps, DWDM tunable, SM, DDM, 20 km OVERVIEW The SO-CFP-ER4-DWDM is a 100G transceiver module supporting 100GBASE-LR4 and OTU4 applications over single mode (SM) fiber. It has
XRM-FCN. High Speed Serial Adaptor Module. User Guide. Version 1.2
XRM-FCN High Speed Serial Adaptor Module User Guide Copyright 2008 Alpha Data Parallel Systems Ltd. All rights reserved. This publication is protected by Copyright Law, with all rights reserved. No part
APCO10-PPCXXX. 100Gb/s QSFP28 Active Optical Cable. Product Features. Applications. Gb/s QSFP28 Active Optical Cable
100 APCO10-PPCXXX Product Features Available in lengths of 1 to 50m on OM3 multimode fiber(mmf) 4 independent full-duplex channels up To 25Gbps data rate per wavelength Hot-pluggable QSFP28 footprint RoHS
EmCORE-i65M3. Intel Celeron TM 827E Processor. 2 x Intel 82583V PCIe Gigabit Ethernet
Form Factor 3.5" Compact Board EmCORE-i65M3 CPU Intel Celeron TM E Processor 3.5" Compact Board Quick Installation Guide Version. Chipset Intel PCH HM65 Video Dual Channels 4-bit LVDS/ DVI-I LAN x Intel
Chapter 1 Introduction Features Getting Help Chapter 2 Architecture Block Diagram... 6
1 CONTENTS Chapter 1 Introduction... 3 1.1 Features... 3 1.2 Getting Help... 4 Chapter 2 Architecture... 5 2.1 Block Diagram... 6 Chapter 3 Pin Description... 8 3.1 HSMC Expansion Connector... 8 Chapter
TB-FMCH-VBY1 Hardware User Manual
TB-FMCH-VBY1 Hardware User Manual 1 Revision History Version Date Description Publisher Rev.0.01 Preliminary Nagatani Rev.0.02 2009/09/14 Modify model number of FMC Nagatani Rev.0.03 2009/09/17 Changed
SM General Description. Features. Block Diagram. ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer
ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise timing
CHENBRO. User s Manual port 6Gb/s SAS Expander Backplane 80H A0. Version A0
- 1 - CHENBRO 3.5 24-port 6Gb/s SAS Expander Backplane 80H10341801A0 Version A0 May / 05 / 2011 - 2 - Copyright Copyright 2011 CHENBRO Micom Co., Ltd.. All rights reserved. Unless otherwise indicated,
USB3.0-IP Core intruduction
USB3.0 Host & Device IP Ver1.7XE Supports Virtex6/Spartan6 Enchant your product with SuperSpeed! 2012/7/11 Design Gateway Page 1 USB3.0-IP Core intruduction IP Core to support USB3.0 SuperSpeed for Host
January 25, 2017 Product Specification Rev1.5. Core Facts. ModelSim-Altera
January 25, 2017 Product Specification Rev1.5 Design Gateway Co.,Ltd 54 BB Building 14 th Fl., Room No.1402 Sukhumvit 21 Rd. (Asoke), Klongtoey-Nua, Wattana, Bangkok 10110 Phone: 66(0)2-261-2277 Fax: 66(0)2-261-2290
ML623 IBERT Getting Started Guide (ISE 13.4) UG725 (v6.0) February 29, 2012
ML623 IBERT Getting Started Guide (ISE 13.4) Copyright 2010 2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks
Please visit SMSC's website at for the latest updated documentation.
AN 10.13 Migrating from the LAN83C180 10/100 PHY to the 10/100 PHY 1 Introduction 1.1 Overview This application note discusses how to migrate from an existing design using the SMSC LAN83C180 PHY to SMSC's
The chapters below demonstrate the detailed function and usage.
HSTC Adaptor Card This document illustrates the function and relative factors of each connector adaptor card which is used for HSTC connector. HSTC connector is a 0pin high speed connector designed by
2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs
Quad Small Form factor Pluggable Plus (QSFP/QSFP+)
Quad Small Form-factor Pluggable Plus (QSFP/QSFP+) Product Description Lightwave Link Inc. Quad Small Form-factor Pluggable (QSFP) product is a new high speed pluggable I/O interface products. This interconnecting
ML52x User Guide. Virtex-5 FPGA RocketIO Characterization Platform. UG225 (v2.1) August 4,
ML52x User Guide Virtex-5 FPGA RocketIO Characterization Platform R 0402527-03 R Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation ) to you solely for
Virtex-7 FPGA VC7215 Characterization Kit IBERT
Virtex-7 FPGA VC7215 Characterization Kit IBERT Getting Started Guide Vivado Design Suite 2013.3 DISCLAIMER The information disclosed to you hereunder (the Materials ) is provided solely for the selection
To Our Customers.
To Our Customers Continuing it s rich tradition of partnering with high quality Japanese semiconductor suppliers, CEL is now partnering with THine from May of 2015 onwards. www.cel.com Application Note
SO-CFP-ER4-SC. CFP, 103/112 Gbps, SM, DDM, 40 km OVERVIEW PRODUCT FEATURES ORDERING INFORMATION DATASHEET 4.1
SO-CFP-ER4 CFP, 103/112 Gbps, SM, DDM, 40 km OVERVIEW The SO-CFP-ER4 is a 100G transceiver module supporting 100GBASE-ER4 and ITU-T OTU-4 applications over single mode (SM) fiber. It has a transmission
ML630 Virtex-6 HXT FPGA Optical Transmission Network Evaluation Board User Guide. UG828 (v1.0) September 28, 2011
ML630 Virtex-6 HXT FPGA Optical Transmission Network Evaluation Board User Guide The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products.
2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features
DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential
SO-QSFP-LR4-20. QSFP, 40GBase-LR, CWDM, SM, DDM, 10dB, 20km OVERVIEW PRODUCT FEATURES APPLICATIONS ORDERING INFORMATION DATASHEET 4.
SO-QSFP-LR4-20 QSFP, 40GBase-LR, CWDM, SM, DDM, 10dB, 20km OVERVIEW The SO-QSFP-LR4-20 is a transceiver module designed for 20km optical communication applications. The design is compliant to 40GBASE-LR4
O B M D 3 Q H 2 B 01
Specification Dual QSFP+40GBase-SR4 Optical Bypass Module O B M D 3 Q H 2 B 01 1 Product Overview FormericaOE dual QSFP+,40G Base-SR4 (2*40G) Optical Bypass Module (OBM) is a compact box that contains
QSFP+ 40GBASE-T Copper Transceiver Enhanced Small Form-factor Pluggable (QSFP+), 3.3V 40Gbps Gigabit Ethernet. Features
Features QSFP+ conforms to the Small Form Factor SFF-8436 4-Channel Full-Duplex Passive Copper Cable Transceiver Support for multi-gigabit data rates :1 Gb/s - 10 Gb/s (per channel) Maximum aggregate data
Support IEEE 1394a & 1394b Mini Card User s Manual
MPX-2213 Support IEEE 1394a & 1394b Mini Card User s Manual Edition 1.0 2017/04/07 Packing List: Please check the package content before you starting using the card. a. b. 1 x 1394a Cable (OAL1394-DF1410
Virtex-II Pro (P4/P7) Development Board User s Guide
Virtex-II Pro (P4/P7) Development Board User s Guide Version 4.0 June 2003 PN# DS -MANUAL-2VP4/7-FG456 Table of Contents 1 ABOUT THIS KIT...1 2 THE VIRTEX-II PRO DEVELOPMENT BOARD...1 2.1 CLOCK GENERATION...3
DS3174DK DS3/E3 Single-Chip Transceiver Demo Kit
www.maxim-ic.com GENERAL DESCRIPTION The DS3174DK is an easy-to-use demo kit for the DS3174. A surface-mounted DS3174 and careful layout of the analog signal traces provide maximum signal integrity to
Methode Electronics. DM-383-XXX 4 Channels of 10Gbps QSFP+ by 4* SFP+ Passive Cable.
DM-383-XXX 4 Channels of 10Gbps QSFP+ by 4* SFP+ Passive Cable SFF-8432 MSA compliant SFF-8431 MSA Compliant SFF-8436 MSA Compliant Hot-pluggable SFP+ and QSFP+ footprint Supports Serial ID Lengths up
Genesys Logic, Inc. GL831A. SATA / PATA Bridge Controller. Datasheet
Genesys Logic, Inc. GL831A SATA / PATA Bridge Controller Datasheet Rev. 1.03 Jul 27, 2009 Copyright Copyright 2009 Genesys Logic, Inc. All rights reserved. No part of the materials shall be reproduced
Inphi PAM4 Performance when Driving Shared Reference Clocks
Inphi PAM4 Performance when Driving Shared Reference Clocks Test Case: Using one oscillator vs a multi-output clock generator to drive Inphi PAM4 DSPs Contents 1 Introduction... 1 2 Test Setup Overview...
QFPQL010400D QSFP+ Dual Fibre CWDM ITU CWDM / 10km / 40 Gigabit Ethernet / LR-4
DATASHEET - REV A QFPQL010400D QSFP+ Dual Fibre CWDM ITU CWDM / 10km / 40 Gigabit Ethernet / LR-4 #01 Overview QFPQL010400D is a high performance QSFP+ transceiver module for 40 Gigabit Ethernet data links
DS3153DK Triple DS3/E3/STS-1 LIU Demo Kit
DK Triple DS3/E3/STS-1 LIU Demo Kit www.maxim-ic.com GENERAL DESCRIPTION The DK is an easy-to-use evaluation kit for the triple DS3/E3/STS-1 LIU. A surfacemounted and careful layout of the analog signal
DS3154DK Quad DS3/E3/STS-1 LIU Demo Kit
DK Quad DS3/E3/STS-1 LIU Demo Kit www.maxim-ic.com GENERAL DESCRIPTION The DK is an easy-to-use evaluation kit for the quad DS3/E3/STS-1 LIU. A surfacemounted and careful layout of the analog signal traces
ML631 Virtex-6 HXT FPGA Packet Processor/Traffic Manager Evaluation Board
ML631 Virtex-6 HXT FPGA Packet Processor/Traffic Manager Evaluation Board User Guide Notice of Disclaimer The information disclosed to you hereunder (the Materials ) is provided solely for the selection
cpci-lk03 User s Manual cpci-lk03 user s Manual (Rev 1.0)
cpci-lk03 User s Manual Windows, Windows2000, Windows NT and Windows XP are trademarks of Microsoft. We acknowledge that the trademarks or service names of all other organizations mentioned in this document
To Our Customers.
To Our Customers Continuing it s rich tradition of partnering with high quality Japanese semiconductor suppliers, CEL is now partnering with THine from May of 2015 onwards. www.cel.com Application Note
User Guide. QSFP/QSFP+ Transceiver and Active Optical Cable Evaluation Kit. Introduction. Equipment List. Test Equipment Not Included in Sample Kit
QSFP/QSFP+ Transceiver and Active Optical Cable Evaluation Kit User Guide Introduction This Evaluation kit provides the designer with a convenient way to evaluate Avago Technologies QSFP/QSFP+ Transceivers
Virtex-II Pro FF1152 Development Board User s Guide
Virtex-II Pro FF1152 Development Board User s Guide Version 1.3 October 2004 PN# DS-MANUAL-2VPx-FF1152 Table of Contents 1 OVERVIEW...1 2 THE VIRTEX-II PRO FF1152 SYSTEM BOARD...2 3 FUNCTIONAL DESCRIPTION...2
ADC-PCIE-XMC3 User Manual
ADC-PCIE-XMC3 User Manual Document Revision: 1.0 5th December 2017 2017 Copyright Alpha Data Parallel Systems Ltd. All rights reserved. This publication is protected by Copyright Law, with all rights reserved.
HSMC Ethernet 2-Port 1588 Precision Timing
Ethernet 2-Port 1588 Precision Timing PHY Daughter Board 1 Table of Contents 1 INTRODUCTION... 4 2 FEATURES... 5 3 BOARD DESCRIPTION... 6 3.1 BLOCK DIAGRAM... 6 3.2 BOARD COMPONENTS... 7 3.2.1 LEDs...
PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3
PCIe 3.0 Clock Generator with 4 HCSL Outputs Features PCIe 3.0 complaint PCIe 3.0 Phase jitter: 0.48ps RMS (High Freq. Typ.) LVDS compatible outputs Supply voltage of 3.3V ±5% 25MHz crystal or clock input
REV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 11-07-12 Any assistance, services, comments, information, or suggestions provided by SMSC (including without limitation any comments to the effect that the Company
Pridgen Vermeer Robotics ATmega128 Revision 0
Features: 6x 8-bit I/O Ports 4x A/D Inputs 6x PWM Headers 2x RS 232 Terminals Power Bus LCD Header (4-bit mode) Smart Power Connecter Power Switch Header Power LED Debug LED Note: Some pins have multiple
cpci-lk02 User s Manual cpci-lk02 user s Manual (Rev 1.0)
cpci-lk02 User s Manual Windows, Windows2000, Windows NT and Windows XP are trademarks of Microsoft. We acknowledge that the trademarks or service names of all other organizations mentioned in this document
10/100 Application Note General PCB Design and Layout Guidelines AN111
10/100 Application Note General PCB Design and Layout Guidelines AN111 Introduction This application note provides recommended guidelines in designing a product that complies with both EMI and ESD standards
ADC-PCIE-XMC User Manual
ADC-PCIE-XMC User Manual Document Revision: 2.4 16th March 2018 2018 Copyright Alpha Data Parallel Systems Ltd. All rights reserved. This publication is protected by Copyright Law, with all rights reserved.
MAXPROLOGIC FPGA DEVELOPMENT SYSTEM Data Sheet
MAXPROLOGIC FPGA DEVELOPMENT SYSTEM Data Sheet The MaxProLogic is an FPGA development board that is designed to be user friendly and a great introduction into digital design for anyone. The MaxProLogic
GEPON OLT Optical Module
GEPON OLT Optical Module P/N: GETP-4311S-E2XDC Product Features Compatible IEEE 802.3ah 1000BASE-PX20/PX20+ GEPON application Applied to EPON OLT for a Single Fiber Bi-directional EPON System SFP, Single
ML623 IBERT Getting Started Guide (ISE 12.1) UG725 (v2.0.1) January 28, 2011
ML623 IBERT Getting Started Guide (ISE 12.1) Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation ) to you solely for use in the development of designs to
Wi125 Evaluation Kit User Manual
Wi125 Evaluation Kit User Manual Issue: R01 Available at Digi-Key www.digikey.com Bulletin SG172-DKUM Revision R01 Date 06 May 2010 Table of Contents 1. Introduction 3 2. Wi125 Evaluation Board Overview
HSMC Ethernet Quad-PHY Daughter Board
Ethernet Quad-PHY Daughter Board 1 Table of Contents 1 INTRODUCTION... 4 2 FEATURES... 5 3 BOARD DESCRIPTION... 6 3.1 BLOCK DIAGRAM... 6 3.2 COMPONENTS... 7 3.2.1 LEDs... 8 3.2.2 MDIO Connector J2... 8
Waveform and Timing Generator Description
I. Abstract A PC-controlled Waveform and Timing Generator (WTG) Instrument was developed using the Opal Kelly XEM3001 PCB mated with an Optiphase custom adapter PCB. The WTG Instrument was developed to
MachXO Starter Evaluation Board User s Guide
MachXO Starter Evaluation Board April 00 Revision: ebug_0. Introduction The Lattice provides a convenient platform to evaluate, test and debug user designs. The board features a Lattice MachXO cross-over
Falcon and Raptor Series Application Note: DUT Probing Options
Falcon and Raptor Series Application Note: DUT Probing Options Copyright Protocol Insight. All rights reserved. Licensed software products are owned by Protocol Insight or its suppliers, and are protected
80H A0 80H A0 80H A0
CHENBRO 2.5 24-Port 6Gb/s SAS Expander Backplane 80H10341802A0 80H10341803A0 80H17341801A0 User s Manual Version A0 March / 31 / 2011 Copyright Copyright 2011 CHENBRO Micom Co., Ltd.. All rights reserved.
InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx
Data Sheet PN: General Description WaveSplitter s Quad Small Form-Factor Pluggable Plus (QSFP+) active optical cables (AOC) are highperformance active optical cable with bi-directional signal transmission
by Opal Kelly SYZYGY Specification Version 1.0
by Opal Kelly SYZYGY Specification Version 1.0 Software, documentation, samples, and related materials are Copyright 2017 Opal Kelly Incorporated. Opal Kelly Incorporated Portland, Oregon http://www.opalkelly.com
Arria V GX Video Development System
Arria V GX Video Development System Like Sign Up to see what your friends like. The Arria V GX FPGA Video Development System is an ideal video processing platform for high-performance, cost-effective video
05-023r0 SAS-1.1 Connector figures 23 December 2004
To: T10 Technical Committee From: Jerry Kachlic, Molex (Jerry.Kachlic@molex.com) and Rob Elliott, HP (elliott@hp.com) Date: 23 December 2004 Subject: 05-023r0 SAS-1.1 Connector figures Revision history
Termination Options for Any-Frequency Si51x XOs, VCXOs
Termination Options for Any-Frequency XOs, VCXOs 1. Introduction This application note provides termination recommendations for connecting output clock signals to the family of XO and VCXO ICs and is not
SP623 IBERT Getting Started Guide (ISE 13.4) UG752 (v6.0) February 29, 2012
SP623 IBERT Getting Started Guide (ISE 13.4) Copyright 2010 2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks
QSFP+ 4 x 10Gbps Direct Attach Cable OPQSFP-T-xx-xx Datasheet
Features Compliant with QSFP+ SFF8436 Support IEEE P802.3ba (Etnernet) Support 8GFC & 10GFC (Fiber Channel) Support for multi-gigabit data rates : 1.0Gbps ~ 10.3125Gbps (per channel) Maximum throughput:
MC FPGA Bridge IC. for. MIPI D-PHY Systems and SLVS to LVDS Conversion DATASHEET. Version August Meticom GmbH
FPGA Bridge IC for MIPI D-PHY Systems and SLVS to LVDS Conversion DATASHEET Version 1.09 August 2016 Meticom GmbH Meticom GmbH Page 1 of 14 Revision History Version Date of Issue Change 1.01 April 25,
Product Specification 100G Quadwire QSFP28 Active Optical Cable FCBN425QE1Cxx
Product Specification 100G Quadwire QSFP28 Active Optical Cable FCBN425QE1Cxx PRODUCT FEATURES Four-channel full-duplex active optical cable Multirate capability: 10 Gb/s to 25 Gb/s per channel QSFP28
Cervoz Industrial Embedded Module
Cervoz Industrial Embedded Module M.2 2260 Momentum Series (MLC) M310 Family Product Datasheet Date: 2016.04.13 Revision: 2.1 File: Cervoz_Industrial_Embedded_Module_M.2_2260_M310_Datasheet_Rev2.1 Revision
USB Type-C Active Cable ECN
USB Type-C Active Cable ECN Christine Krause Active Cable WG Chair (Sponsored by Intel Corporation) USB Developer Days 2017 Taipei, Taiwan October 24 25, 2017 1 Introduction Scope Requirements for active
ML623 IBERT Getting Started Guide (ISE 13.2) UG725 (v5.0) July 6, 2011
ML623 IBERT Getting Started Guide (ISE 13.2) Copyright 2010 2011 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks