Gerhard Noessing, Villach
|
|
|
- Molly Crawford
- 6 years ago
- Views:
Transcription
1 Gerhard Noessing, Villach
2 AGENDA Frequency Domain simulation Matlab or SystemC-AMS? Noise simulation with SystemC-AMS Compare Time Domain with Frequency Domain Simulation Simulation Results Conclusion 2
3 Traditional Approach of Frequency Domain Model of Mixed Signal Blocks in Matlab Setup equations Solve equations via symbolic toolbox Output can be embedded into Matlab Frequency domain simulation 3
4 Matlab Equation Generation A11_trafo = (1+(s.*Ls1./u_tr.^2+R1./u_tr.^2).*u_tr.^2./s./Lh+(s.*Ls1./u_tr.^2+R1./u_tr.^2)./Rc)./u_tr; A12_trafo = (1+(s.*Ls1./u_tr.^2+R1./u_tr.^2).*u_tr.^2./s./Lh+(s.*Ls1./u_tr.^2+R1./u_tr.^2)./Rc).*R2+(1+(s.*Ls1. /u_tr.^2+r1./u_tr.^2).*u_tr.^2./s./lh+(s.*ls1./u_tr.^2+r1./u_tr.^2)./rc).*s.*ls2+s.*ls1./u_tr.^2+r1./u_tr.^2).*u_tr; A21_trafo = (s.*c1+(s.^2.*c1.*ls1./u_tr.^2+s.*c1.*r1./u_tr.^2+1).*u_tr.^2./s./lh+(s.^2.*c1.*ls1./u_tr.^2+s.*c 1.*R1./u_tr.^2+1)./Rc)./u_tr; A22_trafo = ((s.*c1+(s.^2.*c1.*ls1./u_tr.^2+s.*c1.*r1./u_tr.^2+1).*u_tr.^2./s./lh+(s.^2.*c1.*ls1./u_tr.^2+s.* C1.*R1./u_tr.^2+1)./Rc).*R2+(s.*C1+(s.^2.*C1.*Ls1./u_tr.^2+s.*C1.*R1./u_tr.^2+1).*u_tr.^2./s./Lh +(s.^2.*c1.*ls1./u_tr.^2+s.*c1.*r1./u_tr.^2+1)./rc).*s.*ls2+s.^2.*c1.*ls1./u_tr.^2+s.*c1.*r1./u _tr.^2+1).*u_tr; 4
5 Huge Formulas for more complex Simulation H_dac2line = -gdac.*zin_afe.*(zn_ld.*ad2.*rout_pofi.*r1_pga.*rout_pga.*zh_buf+zn_ld.*ad2.*rout_pofi.*r1_pga.*rout_pga.*zh_line- ZN_pofi.*AD1.*Rout_LD.*Rout_prefi.*R1_pga.*Zout_LD+ZN_pofi.*AD1.*Rout_LD.*R1_pga.*Rout_pga.*AD4.*ZH_buf+ZN_pofi.*AD1.*Rout_LD.*Rout_prefi.*R1_pga.*AD3.*ZH_buf- ZN_pofi.*ZN_LD.*AD1.*AD2.*ZN_pga.*ZH_line.*Rout_pga+ZN_LD.*AD2.*Rout_pofi.*ZH_line.*ZH_buf.*Rout_pga.*AD4-ZN_pofi.*ZN_LD.*AD1.*AD2.*Rout_prefi.*Rout_pga.*ZH_buf- ZN_pofi.*ZN_LD.*AD1.*AD2.*Rout_prefi.*ZN_pga.*ZH_line- ZN_pofi.*ZN_LD.*AD1.*AD2.*R1_pga.*Rout_pga.*AD4.*ZH_line+ZN_pofi.*AD1.*Rout_LD.*ZN_prefi.*ZN_pga.*ZH_buf+ZN_LD.*AD2.*Rout_pofi.*R1_pga.*Rout_pga.*AD4.*ZH_buf+ ZN_pofi.*AD1.*Rout_LD.*Rout_prefi.*R1_pga.*ZH_line+ZN_pofi.*AD1.*Rout_LD.*Rout_prefi.*R1_pga.*ZH_buf-ZN_pofi.*ZN_LD.*AD1.*AD2.*R1_prefi.*R1_pga.*AD4.*AD3.*ZH_line- ZN_pofi.*ZN_LD.*AD1.*AD2.*R1_prefi.*ZN_pga.*ZH_line+ZN_pofi.*ZN_LD.*AD1.*AD2.*Rout_prefi.*ZN_pga.*Zout_LD- ZN_pofi.*AD1.*Rout_LD.*Rout_prefi.*R1_pga.*AD3.*Zout_LD+ZN_pofi.*ZN_LD.*AD1.*AD2.*Rout_prefi.*Rout_pga.*Zout_LD+ZN_pofi.*AD1.*Rout_LD.*Rout_prefi.*R1_pga.*AD3.*Z H_line-ZN_pofi.*ZN_LD.*AD1.*AD2.*ZN_prefi.*ZH_buf.*AD3.*ZH_line-ZN_pofi.*ZN_LD.*AD1.*AD2.*ZN_prefi.*R1_pga.*AD3.*ZH_buf- ZN_pofi.*ZN_LD.*AD1.*AD2.*R1_prefi.*R1_pga.*AD3.*ZH_buf+ZN_pofi.*AD1.*Rout_LD.*ZN_prefi.*Rout_pga.*ZH_buf-ZN_pofi.*ZN_LD.*AD1.*AD2.*ZN_prefi.*R1_pga.*ZH_buf- ZN_pofi.*ZN_LD.*AD1.*AD2.*R1_prefi.*R1_pga.*AD4.*ZH_line- ZN_pofi.*ZN_LD.*AD1.*AD2.*ZN_prefi.*R1_pga.*AD3.*ZH_line+ZN_pofi.*ZN_LD.*AD1.*AD2.*ZN_prefi.*R1_pga.*AD3.*Zout_LD+ZN_pofi.*ZN_LD.*AD1.*AD2.*ZN_prefi.*R1_pga.*Zo ut_ld-zn_pofi.*zn_ld.*ad1.*ad2.*zn_prefi.*r1_pga.*zh_line- ZN_LD.*AD2.*Rout_pofi.*ZN_pga.*Zout_LD.*Rout_pga.*AD4+ZN_LD.*AD2.*Rout_pofi.*ZN_pga.*ZH_buf.*Rout_pga+ZN_LD.*AD2.*Rout_pofi.*ZN_prefi.*R1_pga.*ZH_buf+Rout_pref i.*zn_pga.*rout_ld.*rout_pofi.*zout_ld+zn_pofi.*ad1.*rout_ld.*r1_pga.*rout_pga.*ad4.*zh_line+zn_ld.*ad2.*rout_pofi.*zn_pga.*zh_line.*rout_pga- ZN_pofi.*ZN_LD.*AD1.*AD2.*R1_prefi.*ZH_buf.*ZH_line+ZN_pofi.*AD1.*Rout_LD.*ZN_prefi.*ZH_buf.*ZH_line+ZN_prefi.*Rout_pga.*Rout_LD.*Rout_pofi.*Zout_LD+R1_prefi.*R1_pg a.*rout_ld.*rout_pofi.*zout_ld+zn_ld.*ad2.*rout_pofi.*zn_prefi.*r1_pga.*zh_line-rout_pofi.*zh_buf.*rout_ld.*rout_pga.*zh_line- Rout_pofi.*ZH_buf.*Rout_LD.*Rout_pga.*AD4.*ZH_line+ZN_pofi.*AD1.*Rout_LD.*R1_prefi.*ZH_buf.*AD3.*ZH_line+ZN_pofi.*AD1.*Rout_LD.*ZN_prefi.*ZH_buf.*AD3.*ZH_line+ZN_p ofi.*ad1.*rout_ld.*r1_prefi.*zh_buf.*ad4.*ad3.*zh_line- ZN_LD.*AD2.*Rout_pofi.*ZN_pga.*Zout_LD.*Rout_pga+ZN_LD.*AD2.*Rout_pofi.*ZN_pga.*ZH_line.*Rout_pga.*AD4+Rout_prefi.*Rout_pga.*Rout_LD.*Rout_pofi.*Zout_LD+Rout_pg a.*r1_pga.*rout_ld.*rout_pofi.*zout_ld-zh_buf.*rout_pofi.*rout_ld.*r1_pga.*ad3.*r1_prefi+rout_pofi.*zout_ld.*rout_ld.*rout_pga.*r1_prefi.*ad4- ZH_line.*Rout_pofi.*Rout_LD.*ZN_pga.*R1_prefi-ZH_line.*Rout_pofi.*Rout_LD.*R1_pga.*Rout_prefi-ZH_line.*Rout_pofi.*ZN_pga.*Rout_LD.*Rout_pga- ZH_line.*Rout_pofi.*Rout_LD.*R1_pga.*AD4.*R1_prefi+ZN_pofi.*ZN_LD.*AD1.*AD2.*Rout_prefi.*R1_pga.*AD3.*Zout_LD-ZH_line.*Rout_pofi.*Rout_LD.*R1_pga.*AD3.*R1_prefi- ZH_line.*Rout_pofi.*Rout_LD.*R1_pga.*ZN_prefi-ZH_line.*Rout_pofi.*Rout_LD.*Rout_pga.*R1_prefi.*AD4-ZH_line.*Rout_pofi.*Rout_LD.*Rout_pga.*R1_prefi- ZH_line.*Rout_pofi.*Rout_LD.*Rout_pga.*Rout_prefi-ZH_line.*Rout_pofi.*Rout_LD.*R1_pga.*Rout_pga-ZH_line.*Rout_pofi.*Rout_LD.*ZN_pga.*Rout_prefi- ZH_line.*Rout_pofi.*Rout_LD.*R1_pga.*AD3.*ZN_prefi-ZH_line.*Rout_pofi.*Rout_LD.*ZN_pga.*AD4.*R1_prefi-ZH_line.*Rout_pofi.*ZN_pga.*Rout_LD.*Rout_pga.*AD4- ZH_buf.*Rout_pofi.*Rout_LD.*R1_pga.*AD4.*R1_prefi-ZH_line.*Rout_pofi.*Rout_LD.*R1_pga.*Rout_pga.*AD4-ZH_buf.*Rout_pofi.*Rout_LD.*Rout_pga.*Rout_prefi- ZH_line.*Rout_pofi.*Rout_LD.*R1_pga.*R1_prefi-ZH_buf.*ZH_line.*Rout_pofi.*Rout_LD.*AD4.*R1_prefi-ZH_buf.*ZH_line.*Rout_pofi.*Rout_LD.*Rout_prefi- ZH_buf.*ZH_line.*Rout_pofi.*Rout_LD.*AD3.*ZN_prefi-ZH_buf.*ZH_line.*Rout_pofi.*Rout_LD.*AD3.*AD4.*R1_prefi-ZH_buf.*ZH_line.*Rout_pofi.*Rout_LD.*AD3.*Rout_prefi- ZH_buf.*Rout_pofi.*Rout_LD.*ZN_pga.*Rout_prefi-ZH_buf.*ZH_line.*Rout_pofi.*Rout_LD.*R1_prefi-ZH_buf.*Rout_pofi.*Rout_LD.*ZN_pga.*ZN_prefi- ZH_buf.*ZH_line.*Rout_pofi.*Rout_LD.*ZN_prefi-ZH_buf.*Rout_pofi.*Rout_LD.*Rout_pga.*ZN_prefi-ZH_buf.*Rout_pofi.*Rout_LD.*ZN_pga.*R1_prefi- ZH_buf.*Rout_pofi.*Rout_LD.*R1_pga.*Rout_prefi-ZH_buf.*Rout_pofi.*ZN_pga.*Rout_LD.*Rout_pga-ZH_buf.*Rout_pofi.*Rout_LD.*R1_pga.*AD3.*ZN_prefi- ZH_buf.*Rout_pofi.*Rout_LD.*ZN_pga.*AD4.*R1_prefi-ZH_buf.*Rout_pofi.*ZN_pga.*Rout_LD.*Rout_pga.*AD4-ZH_buf.*Rout_pofi.*Rout_LD.*R1_pga.*AD3.*Rout_prefi- ZH_line.*Rout_pofi.*Rout_LD.*R1_pga.*AD3.*Rout_prefi+Rout_pofi.*Zout_LD.*Rout_LD.*R1_pga.*AD4.*R1_prefi-ZH_buf.*ZH_line.*Rout_pofi.*Rout_LD.*AD3.*R1_prefi- ZH_buf.*Rout_pofi.*Rout_LD.*R1_pga.*AD3.*AD4.*R1_prefi-ZH_buf.*Rout_pofi.*Rout_LD.*R1_pga.*ZN_prefi-ZH_buf.*Rout_pofi.*Rout_LD.*Rout_pga.*R1_prefi.*AD4- ZH_buf.*Rout_pofi.*Rout_LD.*Rout_pga.*R1_prefi-ZH_buf.*Rout_pofi.*Rout_LD.*R1_pga.*Rout_pga-ZH_buf.*Rout_pofi.*Rout_LD.*R1_pga.*Rout_pga.*AD4-5
6 Frequency Domain Model with SystemC-AMS Within SystemC-AMS I can use electrical elements or even better a predefined Transformer Symbol Coside provides the Netlister for SystemC and library elements SystemC is the simulation master and is used to verify the transfer function Registers are modelled in SystemC SystemC AMS solves all the equations for the user 6
7 SystemC-AMS as Executable Specification for Mixed Signal Design Teams SystemC is the reference for Matlab model SystemC is the reference for Spice Simulation transistor model 7
8 How to run AC simulation? 8
9 Simulation result in Time domain 9
10 AC Simulation Result 10
11 AC Simulation with different termination 11
12 How to start a Noise Simulation 12
13 How to add noise sources Automatically inserted noise source Manually inserted noise source 13
14 How to implement AC and Noise in Primitive Blocks 14
15 Compare Multitone time domain signal with AC simulation 15
16 Line Model using Scattering Parameter Coside offers a Scattering parameter model S-parameter can easily be generated out of existing Matlab models Alternatively measurement results could be use The line model can be used to simulate in Time Domain Frequency Domain (AC simulation) 16
17 Simulation Results of Transfer functions with Line Model 17
18 Conclusion: Simulation of AFE with SystemC-AMS AC and noise simulation Powerful tool to analyze the Analog blocks Reference for Matlab and Spice Simulation Easy to use, fast build up SystemC is one of the standard solutions for System Simulation With SystemC TLM an easy integration of Bus models and Instruction Set Simulator is provided With SystemC-AMS we extend the possibility to integrate Analog Models into the System Simulation Possibility of end to end simulation including our AFE models Check the FW code already in an early stage 18
Parag Choudhary Engineering Architect
Parag Choudhary Engineering Architect Agenda Overview of Design Trends & Designer Challenges PCB Virtual Prototyping in PSpice Simulator extensions for Models and Abstraction levels Examples of a coding
ANALOG IP WITH INTELLIGENT IP FROM SYSTEM TO SILICON
ANALOG IP WITH INTELLIGENT IP FROM SYSTEM TO SILICON Torsten Reich, Fraunhofer IIS/EAS IIP Analog IP with Intelligent IP from system to silicon What is Intelligent IP (on silicon level)? Intelligent IP
Network simulation with. Davide Quaglia
Network simulation with SystemC Davide Quaglia Outline Motivation Architecture Experimental results Advantages of the proposed framework 2 Motivation Network Networked Embedded Systems Design of Networked
THE DESIGN ENVIRONMENT FOR HETEROGENEOUS SYSTEMS
THE DESIGN ENVIRONMENT FOR HETEROGENEOUS SYSTEMS SystemC / SystemC AMS based Simulation and Modeling Technologies Outline COSIDE Today COSIDE 2.0 COSIDE Future 2 Management Summary Combination of analog
EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools
EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda Introduction
Mixed Signal Verification Transistor to SoC
Mixed Signal Verification Transistor to SoC Martin Vlach Chief Technologist AMS July 2014 Agenda AMS Verification Landscape Verification vs. Design Issues in AMS Verification Modeling Summary 2 AMS VERIFICATION
SYSTEMC AMS ARCHITECTURE EXPLORATION FOR MIXED SIGNAL SYSTEMS
SYSTEMC AMS ARCHITECTURE EXPLORATION FOR MIXED SIGNAL SYSTEMS Stephan Schulz Head of Heterogeneous System Specification Fraunhofer IIS/EAS About Fraunhofer Facts and figures Fraunhofer Association Fraunhofer
Mastering Unexpected Situations Safely. Chassis & Safety Vehicle Dynamics
Mastering Unexpected Situations Safely Chassis & Safety Vehicle Dynamics System Evaluation of UVM-SystemC Coside Usergroup Meeting 18.10.2016 www.continental-corporation.com Division Chassis & Safety Agenda
Programmable Logic Devices HDL-Based Design Flows CMPE 415
HDL-Based Design Flows: ASIC Toward the end of the 80s, it became difficult to use schematic-based ASIC flows to deal with the size and complexity of >5K or more gates. HDLs were introduced to deal with
Design and Verification of FPGA Applications
Design and Verification of FPGA Applications Giuseppe Ridinò Paola Vallauri MathWorks giuseppe.ridino@mathworks.it paola.vallauri@mathworks.it Torino, 19 Maggio 2016, INAF 2016 The MathWorks, Inc. 1 Agenda
BOOST YOUR DESIGNS TO A NEW LEVEL OF ACCURACY AND CONFIDENCE WITH VERILOG-A
BOOST YOUR DESIGNS TO A NEW LEVEL OF ACCURACY AND CONFIDENCE WITH VERILOG-A NICOLAS WILLIAMS, PRODUCT MARKETING MANAGER, MENTOR GRAPHICS JEFF MILLER, PRODUCT MARKETING MANAGER, MENTOR GRAPHICS A M S D
Extending Digital Verification Techniques for Mixed-Signal SoCs with VCS AMS September 2014
White Paper Extending Digital Verification Techniques for Mixed-Signal SoCs with VCS AMS September 2014 Author Helene Thibieroz Sr Staff Marketing Manager, Adiel Khan Sr Staff Engineer, Verification Group;
Development of a modern Airbag System Prototype COSIDE User Experience
Development of a modern Airbag System Prototype COSIDE User Experience Dr. Thang Nguyen (Infineon Technologies Austria AG) SystemC AMS COSIDE User Group Meeting 2014 Agenda 1. Overview of Airbag System
VCS AMS. Mixed-Signal Verification Solution. Overview. testing with transistor-level accuracy. Introduction. Performance. Multicore Technology
DATASHEET VCS AMS Mixed-Signal Verification Solution Scalable mixedsignal regression testing with transistor-level accuracy Overview The complexity of mixed-signal system-on-chip (SoC) designs is rapidly
Short Course On Phase-Locked Loops and Their Applications Day 3, PM Lecture. Behavioral Simulation Exercises
Short Course On Phase-Locked Loops and Their Applications Day 3, PM Lecture Behavioral Simulation Exercises Michael H Perrott August 13, 2008 Copyright 2008 by Michael H. Perrott All rights reserved. A
Design and Verification of FPGA and ASIC Applications Graham Reith MathWorks
Design and Verification of FPGA and ASIC Applications Graham Reith MathWorks 2014 The MathWorks, Inc. 1 Agenda -Based Design for FPGA and ASIC Generating HDL Code from MATLAB and Simulink For prototyping
Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification
Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing Manager Communications, Electronics, and Semiconductors MathWorks 2014 MathWorks,
Status Report IBIS 4.1 Macro Working Group
Status Report IBIS 4.1 Macro Working Group IBIS Open Forum Summit July 25, 2006 presented by Arpad Muranyi, Intel IBIS-Macro Working Group Intel - Arpad Muranyi Cadence Lance Wang, Ken Willis Cisco - Mike
High Level Power Modeling
High Level Power Modeling Jerry Frenkil (Sequence Design) David Hathaway (IBM) Nagu Dhanwada (IBM) Si2 LPC Modeling Working Group Interoperability Standards Collaborative Technology Innovation Through
Will Silicon Proof Stay the Only Way to Verify Analog Circuits?
Will Silicon Proof Stay the Only Way to Verify Analog Circuits? Pierre Dautriche Jean-Paul Morin Advanced CMOS and analog. Embedded analog Embedded RF 0.5 um 0.18um 65nm 28nm FDSOI 0.25um 0.13um 45nm 1997
Mixed-Signal Extensions for SystemC
Mixed-Signal Extensions for SystemC K. Einwich Ch. Grimm P. Schwarz K. Waldschmidt Fraunhofer IIS/EAS Univ. Frankfurt Zeunerstraße 38 Robert-Mayer-Straße 11-15 D-01069 Dresden, Germany D-60054 Frankfurt,
Wie entsteht ein EMV-Modell für eine integrierte Schaltung?
Wie entsteht ein EMV-Modell für eine integrierte Schaltung? P. Schneider Overview Motivation Introduction Signal- and Power Integrity Simulation Tools Input Data Preparation gds2def & Power Annotation
Master Class: Diseño de Sistemas Mecatrónicos
Master Class: Diseño de Sistemas Mecatrónicos Luis López 2015 The MathWorks, Inc. 1 Key Points Create intuitive models that all teams can share Requirements 1. Mechanical System Simulate system in one
ASIC world. Start Specification Design Verification Layout Validation Finish
AMS Verification Agenda ASIC world ASIC Industrial Facts Why Verification? Verification Overview Functional Verification Formal Verification Analog Verification Mixed-Signal Verification DFT Verification
Suggested problems - solutions
Suggested problems - solutions Writing equations of lines and planes Some of these are similar to ones you have examples for... most of them aren t. P1: Write the general form of the equation of the plane
Cadence simulation technology for PCB design
DATASHEET CADENCE SIMULATION FOR PCB DESIGN On larger designs especially, PCB design teams need fast and reliable simulation to achieve convergence. Cadence simulation technology for PCB design offers
An introduction to CoCentric
A Hand-Out 1 An introduction to CoCentric Las Palmas de G. C., Spain Jun, 27 th, 2002 Agenda 2 System-level SoC design What is SystemC? CoCentric System Studio SystemC based designs verification CoCentric
Hardware-Software Codesign
Hardware-Software Codesign 8. Performance Estimation Lothar Thiele 8-1 System Design specification system synthesis estimation -compilation intellectual prop. code instruction set HW-synthesis intellectual
Analog Mixed Signal Extensions for SystemC
Analog Mixed Signal Extensions for SystemC White paper and proposal for the foundation of an OSCI Working Group (SystemC-AMS working group) Karsten Einwich Fraunhofer IIS/EAS Karsten.Einwich@eas.iis.fhg.de
Mixed-signal Modeling Using Simulink based-c
Mixed-signal Modeling Using Simulink based-c Shoufeng Mu, Michael Laisne 1 Agenda Objectives of Mixed-signal (MS) modeling Advantages of Simulink based MS modeling Simulink based MS modeling flow 1) Build
Making the Most of your MATLAB Models to Improve Verification
Making the Most of your MATLAB Models to Improve Verification Verification Futures 2016 Graham Reith Industry Manager: Communications, Electronics & Semiconductors Graham.Reith@mathworks.co.uk 2015 The
Reducing the cost of FPGA/ASIC Verification with MATLAB and Simulink
Reducing the cost of FPGA/ASIC Verification with MATLAB and Simulink Graham Reith Industry Manager Communications, Electronics and Semiconductors MathWorks Graham.Reith@mathworks.co.uk 2015 The MathWorks,
Experiences and Challenges of Transaction-Level Modelling with SystemC 2.0
Experiences and Challenges of Transaction-Level Modelling with SystemC 2.0 Alain CLOUARD STMicroelectronics Central R&D (Grenoble, France) STMicroelectronics TLM is useful SoC HW/SW design flow Standard
Modeling and Verifying Mixed-Signal Designs with MATLAB and Simulink
Modeling and Verifying Mixed-Signal Designs with MATLAB and Simulink Arun Mulpur, Ph.D., MBA Industry Group Manager Communications, Electronics, Semiconductors, Software, Internet Energy Production, Medical
Parameter Sweep. Description. Setup. Parameters. Modified by on 13-Sep-2017
Parameter Sweep Old Content - visit altium.com/documentation Modified by on 13-Sep-2017 Description The Parameter Sweep feature allows you to sweep the value of a device in defined increments, over a specified
FPGA briefing Part II FPGA development DMW: FPGA development DMW:
FPGA briefing Part II FPGA development FPGA development 1 FPGA development FPGA development : Domain level analysis (Level 3). System level design (Level 2). Module level design (Level 1). Academical focus
Transaction Level Modeling with SystemC. Thorsten Grötker Engineering Manager Synopsys, Inc.
Transaction Level Modeling with SystemC Thorsten Grötker Engineering Manager Synopsys, Inc. Outline Abstraction Levels SystemC Communication Mechanism Transaction Level Modeling of the AMBA AHB/APB Protocol
SmartSpice Verilog-A Interface. Behavioral and Structural Modeling Tool - Device Model Development
SmartSpice Verilog-A Interface Behavioral and Structural Modeling Tool - Device Model Development Verilog-A Models and Features Agenda Overview Design Capability Compact Modeling Verilog-A Inteface - 2
Laurent Lemaitre (F)
Laurent Lemaitre www.noovela.com (F) General considerations about compact modeling a need for standardization Introduce compact modeling and SPICE3 kit SPICE3 kit using C language SPICE3 kit using Verilog-AMS
Harmony-AMS Analog/Mixed-Signal Simulator
Harmony-AMS Analog/Mixed-Signal Simulator Yokohama, June 2004 Workshop 7/15/04 Challenges for a True Single-Kernel A/MS Simulator Accurate partition of analog and digital circuit blocks Simple communication
Cadence Tutorial D: Using Design Variables and Parametric Analysis Document Contents Introduction Using Design Variables Apply Apply
Cadence Tutorial D: Using Design Variables and Parametric Analysis Created for the MSU VLSI program by Casey Wallace Last Updated by: Patrick O Hara SS15 Document Contents Introduction Using Design Variables
Early Models in Silicon with SystemC synthesis
Early Models in Silicon with SystemC synthesis Agility Compiler summary C-based design & synthesis for SystemC Pure, standard compliant SystemC/ C++ Most widely used C-synthesis technology Structural SystemC
Generating TLM Bus Models from Formal Protocol Specification. Tom Michiels CoWare
Generating TLM Bus Models from Formal Protocol Specification Tom Michiels CoWare Agenda Cycle accurate TLM Requirements Difficulties in creating TLM bus models Generating from formal specification Example
Generation of UVM compliant Test Benches for Automotive Systems using IP-XACT with UVM-SystemC and SystemC AMS
Generation of UVM compliant Test Benches for Automotive Systems using IP-XACT with UVM-SystemC and SystemC AMS Ronan LUCAS (Magillem) Philippe CUENOT (Continental) Accellera Systems Initiative 1 Agenda
Siemens Power Academy SICAM 1703 the automation unit
Siemens Power Academy the automation unit Lesson 3 The A-B-C of Terms and Modules Copyright Siemens AG 2011. 2008. All rights reserved. Content What we have learned in Lesson 3: The A-B-C of Important
A Low Cost SystemC Acceleration on Multi-Core GNU/Linux Platforms
A Low Cost SystemC Acceleration on Multi-Core GNU/Linux Platforms Cicerone Mihalache Kotys LLC, Santa Clara, CA www.kotys.biz cicerone.mihalache@kotys.biz Agenda Why Speed? Simulation Acceleration Typical
TKT-1527 Digital System Design Issues Tero Arpinen. Introduction to SoC modeling and Models of Computation
TKT-1527 Digital System Design Issues Tero Arpinen Introduction to SoC modeling and Models of Computation 1 Reference material A. Jantsch and I. Sander, Models of computation and languages for embedded
Solving Mixed-Integer Linear Programs with MATLAB
Solving Mixed-Integer Linear Programs with MATLAB Bowen Hua Department of Electrical and Computer Engineering The University of Texas at Austin November 2018 Outline Install MATLAB and YALMIP Example problem
Design Refinement of Embedded Analog/Mixed-Signal Systems and how to support it*
Design Refinement of Embedded Analog/Mixed-Signal Systems and how to support it* Institut für Computertechnik ICT Institute of Computer Technology Univ.Prof. Dr. habil. Christoph Grimm Chair Embedded Systems
Hardware Design with VHDL PLDs IV ECE 443
Embedded Processor Cores (Hard and Soft) Electronic design can be realized in hardware (logic gates/registers) or software (instructions executed on a microprocessor). The trade-off is determined by how
Previous Exam Questions System-on-a-Chip (SoC) Design
Problem: Task Scheduling (20 Points) This is a simple single microprocessor core platform with a video coprocessor, which is configured to process 32 bytes of video data and produce a 1 byte result. Each
Functional Verification of the SiCortex Multiprocessor System-on-a-Chip. Oleg Petlin, Wilson Snyder
Functional Verification of the SiCortex Multiprocessor System-on-a-Chip Oleg Petlin, Wilson Snyder wsnyder@wsnyder.org June 7, 2007 Agenda What we ve built Verification challenges Verification productivity
Index. A a (atto) 154 above event 120, 207 restrictions 178
Symbols! (negation) 174!= (inequality) 174!== (not identical) 174 # delay 166, 216 not in analog process 196 $abstime 83, 175 $bound_step 77, 190 $discontinuity 69, 79, 80, 191 $display 192 $driver_...
Modeling Power Electronics Components Using SimElectronics and SimPowerSystems Vivek Raju Application Engineer
Modeling Power Electronics Components Using SimElectronics and SimPowerSystems Vivek Raju Application Engineer 2014 The MathWorks, Inc. 1 Key Takeaway Modeling Power Electronics Components Using SimElectronics
Abstract. Cycle Domain Simulator for Phase-Locked Loops
Abstract Cycle Domain Simulator for Phase-Locked Loops Norman James October 1999 As computers become faster and more complex, clock synthesis becomes critical. Due to the relatively slower bus clocks compared
THE DESIGNER'S GUIDE TO VERILOG-AMS First Edition June 2004
THE DESIGNER'S GUIDE TO VERILOG-AMS First Edition June 2004 KENNETH S. KUNDERT Cadence Design Systems OLAF ZINKE Cadence Design Systems k4 Kluwer Academic Publishers Boston/Dordrecht/London Chapter 1 Introduction
Abstraction Layers for Hardware Design
SYSTEMC Slide -1 - Abstraction Layers for Hardware Design TRANSACTION-LEVEL MODELS (TLM) TLMs have a common feature: they implement communication among processes via function calls! Slide -2 - Abstraction
Lecture 7 Fault Simulation
Lecture 7 Fault Simulation Problem and motivation Fault simulation algorithms Serial Parallel Deductive Concurrent Random Fault Sampling Summary Copyright 2, Agrawal & Bushnell VLSI Test: Lecture 7 Problem
A Framework for the Design of Mixed-Signal Systems with Polymorphic Signals
A Framework for the Design of Mixed-Signal Systems with Polymorphic Signals Rüdiger Schroll *1) Wilhelm Heupke *1) Klaus Waldschmidt *1) Christoph Grimm *2) *1) Technische Informatik *2) Institut für Mikroelektronische
Virtual PLATFORMS for complex IP within system context
Virtual PLATFORMS for complex IP within system context VP Modeling Engineer/Pre-Silicon Platform Acceleration Group (PPA) November, 12th, 2015 Rocco Jonack Legal Notice This presentation is for informational
Hardware Description Languages & System Description Languages Properties
Hardware Description Languages & System Description Languages Properties There is a need for executable specification language that is capable of capturing the functionality of the system in a machine-readable
Advanced Verification
Quarterly newsletter for verification engineers Issue 2 2013 About This Issue Welcome to the Advanced Verification Bulletin! With every leap in design complexity, verification grows in importance. Consequently,
APPENDIX-A INTRODUCTION TO OrCAD PSPICE
220 APPENDIX-A INTRODUCTION TO OrCAD PSPICE 221 APPENDIX-A INTRODUCTION TO OrCAD PSPICE 1.0 INTRODUCTION Computer aided circuit analysis provides additional information about the circuit performance that
Modeling embedded systems using SystemC extensions Open SystemC Initiative
20 Modeling embedded systems using SystemC extensions Open SystemC Initiative The Open SystemC Initiative (OSCI) is an independent, not-for-profit association composed of a broad range of organizations
ARM s IP and OSCI TLM 2.0
ARM s IP and OSCI TLM 2.0 Deploying Implementations of IP at the Programmer s View abstraction level via RealView System Generator ESL Marketing and Engineering System Design Division ARM Q108 1 Contents
Transaction level modeling of SoC with SystemC 2.0
Transaction level modeling of SoC with SystemC 2.0 Sudeep Pasricha Design Flow and Reuse/CR&D STMicroelectronics Ltd Plot No. 2 & 3, Sector 16A Noida 201301 (U.P) India Abstract System architects working
ESL design with the Agility Compiler for SystemC
ESL design with the Agility Compiler for SystemC SystemC behavioral design & synthesis Steve Chappell & Chris Sullivan Celoxica ESL design portfolio Complete ESL design environment Streaming Video Processing
Seamless Refinement from Transaction Level to RTL Using SystemVerilog Interfaces
Seamless Refinement from Transaction Level to RTL Using SystemVerilog Interfaces Jonathan Bromley Doulos Ltd, Ringwood, UK jonathan.bromley@doulos.com 2 Outline Introduction: refinement steps and verification
Lecture 1 Introduction to Microprocessors
CPE 390: Microprocessor Systems Spring 2018 Lecture 1 Introduction to Microprocessors Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology Hoboken, NJ 07030 1
Lecture 6. Tutorial on Cadence
Lecture 6. Tutorial on Cadence Virtuoso Schematic Editor Jaeha Kim Mixed-Signal IC and System Group (MICS) Seoul National University jaeha@ieee.org Schematic Editor Schematic editor (e.g. Cadence Virtuoso)
SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS
SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous
Mixed-Signal Design Trends and Challenges
CHAPTER 1 Mixed-Signal Design Trends and Challenges Mladen Nizic Introduction What is mixed-signal design? There may be as many different answers as people asked. Most would agree that mixed-signal is
SystemC-AMS Requirements, Design Objectives and Rationale
SystemC-AMS Requirements, Design Objectives and Rationale Alain Vachoux Christoph Grimm Karsten Einwich Swiss Fed. Inst. of Tech. University Frankfurt Frauenhofer IIS/EAS Microelectronic Systems Lab. Technische
HIPEX Full-Chip Parasitic Extraction. Summer 2004 Status
HIPEX Full-Chip Parasitic Extraction Summer 2004 Status What is HIPEX? HIPEX Full-Chip Parasitic Extraction products perform 3D-accurate and 2D-fast extraction of parasitic capacitors and resistors from
Concepts from High-Performance Computing
Concepts from High-Performance Computing Lecture A - Overview of HPC paradigms OBJECTIVE: The clock speeds of computer processors are topping out as the limits of traditional computer chip technology are
Hipex Full-Chip Parasitic Extraction
What is Hipex? products perform 3D-accurate and 2D-fast extraction of parasitic capacitors and resistors from hierarchical layouts into hierarchical transistor-level netlists using nanometer process technology
Tutorial: How to (and How NOT to) Write a Compact Model in Verilog-A
2004 IEEE Behavioral Modeling and Simulation Conference (BMAS2004) Tutorial: How to (and How NOT to) Write a Compact Model in Verilog-A Geoffrey Coram Analog Devices, Inc. athe World Leader in High Performance
Quantitative Analysis of Transaction Level Models for the AMBA Bus
Quantitative Analysis of Transaction Level Models for the AMBA Bus Gunar Schirner and Rainer Dömer Center for Embedded Computer Systems University of California, Irvine Motivation Higher productivity is
SPICE Models: ROHM Voltage Detector ICs
SPICE Models: ROHM Voltage Detector ICs BD48 G/FVE,BD49 G/FVE,BD52 G/FVE,BD53 G/FVE, No.10006EAY01 1. INTRODUCTION 1.1 SPICE SPICE is a general-purpose circuit-simulation program for nonlinear DC, nonlinear
ARM System-Level Modeling. Platform constructed from welltested
ARM System-Level Modeling Jon Connell Version 1.0, June 25, 2003 Abstract Embedded hardware and software design tools often work under the assumption that designers will have full visibility into the implementation
Important Characteristics of VHDL-AMS and Modelica with Respect to Model Exchange
Important Characteristics of VHDL-AMS and Modelica with espect to Model Exchange Olaf Enge-osenblatt, Joachim Haase, Christoph Clauß Fraunhofer Institute for Integrated Circuits, Design Automation Division,
Lesson 8 - Practice Problems
Lesson 8 - Practice Problems Section 8.1: A Case for the Quadratic Formula 1. For each quadratic equation below, show a graph in the space provided and circle the number and type of solution(s) to that
Pre-Silicon Host-based Unit Testing of Driver Software using SystemC Models
Pre-Silicon Host-based Unit Testing of Driver Software using SystemC Models Aravinda Thimmapuram Somarka Chakravarti Tamal Saha Rathina Thalaiappan Accellera Systems Initiative 1 Agenda Introduction Problem
Integrating IO-Link Devices into CIP Networks
Integrating IO-Link Devices into CIP Networks www.odva.org Pat Telljohann Rockwell Automation Technical Track Agenda Introduction CIP Integration Objectives CIP IO-Link Master Models Virtual CIP router
MoCC - Models of Computation and Communication SystemC as an Heterogeneous System Specification Language
SystemC as an Heterogeneous System Specification Language Eugenio Villar Fernando Herrera University of Cantabria Challenges Massive concurrency Complexity PCB MPSoC with NoC Nanoelectronics Challenges
What is needed on top of TLM-2 for bigger Systems?
What is needed on top of TLM-2 for bigger Systems? Jerome Cornet - ST Martin Schnieringer - Bosch GmbH Accellera Systems Initiative 1 Agenda Introduction Example of Serial Protocols TLM Standard Design
Analog Behavior Refinement in System Centric Modeling
Analog Behavior Refinement in System Centric Modeling Yaseen Zaidi, Christoph Grimm and Jan Haase Institute of Computer Technology Vienna University of Technology The Motivation System level analog modeling
Simulation and Modeling for Signal Integrity and EMC
Simulation and Modeling for Signal Integrity and EMC Lynne Green Sr. Member of Consulting Staff Cadence Design Systems, Inc. 320 120th Ave NE Bellevue, WA 98005 USA (425) 990-1288 http://www.cadence.com
DIGITAL DESIGN TECHNOLOGY & TECHNIQUES
DIGITAL DESIGN TECHNOLOGY & TECHNIQUES CAD for ASIC Design 1 INTEGRATED CIRCUITS (IC) An integrated circuit (IC) consists complex electronic circuitries and their interconnections. William Shockley et
fakultät für informatik informatik 12 technische universität dortmund Modeling levels Peter Marwedel TU Dortmund, Informatik /11/07
12 Peter Marwedel TU Dortmund, Informatik 12 2009/11/07 Graphics: Alexandra Nolte, Gesine Marwedel, 2003 Modeling levels Levels of hardware modeling Possible set of levels (others exist) System level Algorithmic
AMS Behavioral Modeling
CHAPTER 3 AMS Behavioral Modeling Ronald S. Vogelsong, Ph.D. Overview Analog designers have for many decades developed their design using a Bottom-Up design flow. First, they would gain the necessary understanding
2 nd ESA IP-Cores Day
Description of the Event 2 nd ESA IP-Cores Day 16th of September 2013 ESA / ESTEC (Noordwijk, The Netherlands) On the 16th of September 2013 the 2nd ESA IP-Cores day will take place at ESA/ESTEC, in EINSTEIN
Modelling and Simulation Made Easy with Simulink Tiffany Liang Application Engineer MathWorks
Modelling and Simulation Made Easy with Simulink Tiffany Liang Application Engineer MathWorks 2015 The MathWorks, Inc. 1 What will you learn in this presentation? For those who are not familiar with Simulink
OrCad & Spice Tutorial By, Ronak Gandhi Syracuse University
OrCad & Spice Tutorial By, Ronak Gandhi Syracuse University Brief overview: OrCad is a suite of tools from Cadence for the design and layout of circuit design and PCB design. We are currently using version
IBM PowerPC Enablement Kit: ChipBench-SLD: System Level Analysis and Design Tool Suite. Power.org, September 2005
Power.org, September 2005 IBM PowerPC Enablement Kit: ChipBench-SLD: System Level and Design Tool Suite PowerPC SystemC Models SLD Tools PowerPC, CoreConnect IP Dr. Nagu Dhanwada, Chief System Level Design
Comprehensive design and verification with the industry s leading simulators
Comprehensive design and verification with the industry s leading simulators Cadence Virtuoso Multi-Mode Simulation combines industry-leading simulation engines to deliver a complete design and verification
BIRD AMI Model New IBIS Support
Industrial Solutions and Services Your Success is Our Goal BIRD 104.1 AMI Model New IBIS Support Manfred Maurer manfred.maurer@siemens.com www.siemens.de/edh Manfred Maurer Folie 1 Classical Way of IBIS
The Monte Carlo analysis can vary basic components and models - subcircuit data is not varied during the analysis.
Monte Carlo Analysis Old Content - visit altium.com/documentation Modified by Phil Loughhead on 4-Mar-2014 Description Monte Carlo analysis allows you to perform multiple simulation runs with component
HC55185 and the IDT821054/64 Programmable Quad PCM CODEC
HC55185 and the Programmable Quad PCM CODEC Application Note April 2002 AN9998 Author: Don LaFontaine eference Design using the HC55185 and the Programmable Quad PCM CODEC The purpose of this application
ASDeX-driven Analog Circuit Verification
-driven Analog Circuit Verification, Lars Hedrich Sebastian Steinhorst Department of Computer Science Goethe University Frankfurt am Main, Germany TUM CREATE Singapore Workshop Frontiers in Analog CAD,