Coping with Variability in Semiconductor Manufacturing
|
|
- Alfred Franklin
- 5 years ago
- Views:
Transcription
1 1 Coping with Variability in Semiconductor Manufacturing Costas J. Spanos Berkeley Computer Aided Manufacturing Department of EECS University of California, Berkeley 12/6/04
2 2 The Traditional Semiconductor Manufacturing Environment IC Design Mead & Conway design rules Manufacturing Process Development
3 3 Introduction Error budgets cannot keep up with shrinking dimensions. In the sub-100nm generations, Critical Dimensions (CDs) are hard to control. Typical problem: manufacture 65nm features, and try to keep error at +/- ~5nm. Most of the time, one can only measure those features with +/- 2nm precision!
4 4 The objective is to maintain both Wafer to Wafer and Across Wafer CD Uniformity Bad Good
5 5 Outline Measuring Variability Sensors and (wireless) metrology Controlling Variability Advanced Process Control (with an emphasis on wireless metrology) Evaluating the Impact of Variability on ICs Modeling a noisy manufacturing process
6 Spin/Coat: Across-Wafer 6 Sources of CD Variation Exposure: Across-Field PEB: Across-Wafer Deposition: Across-Wafer Across-Lot Total CD Variation Etch: Across-Wafer Develop: Across-Wafer Systematic CD variation components with different frequencies are combined.
7 7 Processing Sequence wafers to be processed processing equipment finished wafer What was the state of the wafer during processing?
8 8 Smart Sensor Wafers In situ sensor array, with integrated power and telemetry Applications: process control, calibration, diagnostics & monitoring, process design
9 9 The Approach processing equipment SensorWafer feedback process control data wafers to be processed base station
10 : Off-the-shelf Components, Ni on Al, Solder Paste Mount LED batteries PIC voltage regulator thermistor resistor capacitor s 100mm
11 11 Today: The Sensor Wafer SiO 2 polyimid module Courtesy OnWafer Technologies
12 12 Much more than you ever wanted to know about Post Exposure Bake Overshoot Steady Heating Cooling 200mm ArF 90nm 130 o C 60sec Courtesy OnWafer Technologies Chill
13 13 On-Wafer Plasma Monitoring 200mm Poly Etching Routine He Reduced He main etch pre-etch over etch de-chuck
14 14 Cool chuck - 200mm Poly Etching main etch Temperature fluctuations during main etch
15 15 Can see rotating magnetic field! phase delay in temp fluctuation Can calculate B-field period Can see rotation is clockwise
16 16 Next Step: Zero-Footprint Metrology Wafer Data Transmission Dielectric Layer 500µm Si Photo-/RF Transmitter Data Processing, Storage Unit Battery Data Acquisition Unit Prototyping a zero-footprint metrology wafer with optical detection unit and encapsulated power source.
17 17 Proposed Architecture Power Management & RF Transmission Unit Self-contained wireless transmitter Power Measurement Units Integrated excitation/detection Unit Power Unit Thin film Battery
18 18 3 x 3 Pixels Optical Metrology Prototype Bottom Wafer with LED Photodetector integrated Top Wafer
19 Feasibility Test: Thickness Measurement 19 Green LED Blue LED 5mm Test Coating Glass Slide LED Filter PD Si Packaging Substrate Reflection Intensity (a.u.) Shipley S1818 PR on Glass Slide Excitation λ=525nm PR Thickness (nm) Theoretical Curve
20 20 Wireless Aerial Image Metrology light Mask Image system Mask image NA Partial coherence Illumination aberrations Defocus magnification Aerial image Latent image Resist image Wafer
21 21 An Integrated Aerial Image Sensor Dark contact mask forms a moving aperture to capture incident electromagnetic field. Mask aperture Poly-silicon mask Photodetector Substr ate Φ 1 Φ 2 Φ 3 Φ 1 Φ 2 Φ 3 p-si How can a µm detector retrieve nanometerscale resolution of of the aerial image?
22 22 Moiré Patterns for Spatial Frequency Shift Patterns Overlap Pattern rotates 4 o Pattern rotates 8 o Pattern rotates 16 o Wide CD Narrow CD
23 Aperture pattern shift testing Detector mask layout design Image pattern Detect pattern d image pattern intensity Mask layout x(pixel) Measurement result
24 24 Near-Field Optical Simulation mask Intensity at the center of the simulation domain
25 25 Outline Measuring Variability Sensors and (wireless) metrology Controlling Variability Advanced Process Control (with an emphasis on wireless metrology) Evaluating the Impact of Variability on ICs Modeling a noisy manufacturing process
26 26 Manufacturing Evolution Model & Controller RT equipment model Diagnostic Engine
27 27 Advanced Process Control (from Previous tool) Post-Process Measurements For Feedforward Control Run to Run Controller Process Model Automatic Fault Detection Summarized In-Situ Measurements Updated Recipe Real Time Equipment Controller Equipment Model Modified Recipe Equipment State In-Situ Sensors Proce ss State Post-Process Measurements Wafer State Metrology (to next tool) Courtesy AMD Drift Noise
28 Courtesy AMD 28 Factory Wide Control with Real-Time Optimization Demand Profile Factory Wide Control Manufacturing Constraints Supervisory Control Predictive Yield Modeling Dynamic Scheduling Transistor/Isolation Island of Control BEOL Island of Control Transistor Island of Control Supervisory Control Dynamic Scheduling CD Target CD Target Thickness Target Thickness Target RtR RtR RtR RtR FDC CD FDC CD FDC Thk FDC Thk Masking Etch Deposition Polish E-Test
29 29 A Completed APC Apps by Technology (Cum) P854 P856 P858 PX60 P1262 APC Applications B Completed APC Apps by Area (18) Polish 2 Etch 2 TF/Diff 4 Implant 1 Litho 9 # of Apps D Control Points Completed Proposed CD Reg Thickness Control Points Courtesy Intel C Polish 6 APC Proposed Apps (28) C4 3 Etch 2 TF/Diff 7 Litho 10
30 30 Post Exposure Bake Track Equipment Complexity is Increasing 10 Years of Product Evolution Single Zone Control Multi-Zone Control PEB Evolved from a Single Zone to Multi-Zone Control System Why?
31 31 PEB Hotplate Thermal Profile Optimization System Plate Type Specific Thermal Profile Modeling Engine AutoCal Baseline Thermal Profile Condition Input Input BakeTemp & OnView Offset Generator Engine Output OnWafer Technologies Offset Values Optimized for Both Within-Plate and Plate-to-Plate Thermal Profile Uniformities
32 32 PEB Temp Control Before After Target = 120 o C o C o C 16 plates, 120 ºC Target OnWafer Technologies
33 33 Spatial PEB/CD Distribution Correlation Plotting both the bake plate temperature trajectory and R 2 from temperature-cd correlation against bake time: Max R 2 during the transient heating period Continued high R 2 during steady state due to poor temperature control in single-zone plate design
34 Plate Type Specific Thermal Profile Modeling Engine 34 PEB Hotplate Critical Dimension Optimization System AutoCal Resist & Litho Cell Specific CD Modeling Engine AutoCD Input Input Offset Generator Engine Input Input Output Offset Values Optimized for Both Within-Plate and Plate-to-Plate Critical Dimensions Uniformities Baseline Thermal Profile Condition BakeTemp & OnView Baseline CD Profiles per Plate Customer Provided OnWafer Technologies
35 35 CDU Improvement AutoCD AutoCal POR Across Plate Plate to Plate AutoCal AutoCD POR OnWafer Technologies
36 36 The New Problem Wafer Litho Etch Processing Tool Poor Across-Wafer CD Uniformity How can we improve the across-wafer CDU? How much can we improve CDU?
37 37 Supervisory Control with Wireless Metrology Compensate for systematic spatial non-uniformities across the litho-etch sequence using all available control authority: Exposure step: die to die dose PEB step: temperature of multi-zone bake plate Etch: backside pressure of dual-zone He chuck Exposure PEB / Develop dose temperature He pressure Etch Optimizer Wafer-level CD Metrology Scatterometry/CDSEM
38 38 Present Status of Active CD Control Exposure Etch PA Bake PEB Etch Poly Etch System Etch Photoresist Removal Spin Develop HMDS PD Bake ADI ADI AEI AEI ELM ELM
39 39 On-wafer and in-line metrology in pattern transfer PA Bake Spin Exposure HMDS PEB Thin Thin Film Film Develop PD Bake I I (x, (x, y) y) T (t, (t, x, x, y) y) Etch Etch Poly Etch System OCD T (t, (t, x, x, y) y) V (t, (t, x, x, y) y) E (t, (t, x, x, y) y) Etch Photoresist Removal OCD OCD ELM ELM
40 40 CDU control has to incorporate many strategies PA Bake Spin Exposure HMDS PEB Thin Thin Film Film FB/FF FB/FF Control Control Develop PD Bake I I (x, (x, y) y) Optimal Pattern Pattern Design Design T (t, (t, x, x, y) y) FF FF control control Etch Etch Poly Etch System T (t, (t, x, x, y) y) V (t, (t, x, x, y) y) E (t, (t, x, x, y) y) FF/FB FF/FB Control, Control, chuck chuck diagnostics diagnostics Etch OCD FB FB Control Photoresist Removal OCD FB/FF Control OCD Profile Inversion FB FB Control ELM ELM
41 41 Outline Measuring Variability Sensors and (wireless) metrology Controlling Variability Advanced Process Control (with an emphasis on wireless metrology) Evaluating the Impact of Variability on ICs Modeling a noisy manufacturing process
42 42 Spatial Correlation Analysis Exhaustive poly-cd measurements (280/field):
43 43 Origin of Spatial Correlation Dependence - - Average Wafer Scaled Mask Errors Across-Field Systematic Variation = Across-Wafer Systematic Variation Polynomial Model
44 44 Origin of Spatial Correlation Dependence Within-die variation: - = Slit Scan Average Field Scaled Mask Errors Non-mask related across-field systematic variation Polynomial model of across-field systematic variation The shape of this model will be very similar to the shape of spatial correlation dependence.
45 45 Origin of Spatial Correlation Dependence By slicing the within-die variation, we can see where the origin of the spatial correlation plots ρ ( ) z * z n jk = ij ik /
46 46 Spatial Correlation Model Fit rudimentary linear model to spatial correlation curve extracted from empirical data: Ignore this part - distances to large for typical IC sub-circuit Characteristic correlation baseline r B X L, characteristic correlation length
47 47 Origin of Spatial Correlation Dependence The across-wafer variation impacts ρ B : Relative weights of field & wafer variation determine overall shape of spatial correlation curve
48 48 Calculation of Expected Effect Assuming n independent random variables with equal mean and variance, the variance of the sum of the n variables is: σ 2 tot = nσ 2 indv ( C ) σ = [ n + ρ( n)( n 1) ] σ 2ρ n 2 indv indv For ρ = 1, σ tot = nσ indv For ρ = 0, σ tot = n 1/2 σ indv Total potential improvement is factor of n 1/2 (i.e., for a 16-stage path, maximum total delay variation reduction is ~4x )
49 49 Monte Carlo Simulations Use canonical circuit of FO2 NAND-chain w/ stages separated by 100µm local interconnect, ST 90nm model: 100µm 100 µm Input Stage i Output Perform Monte Carlo simulations for various combinations of X L, ρ B, and σ/µ (gate length variation) Measure resulting circuit delays, extract normalized delay variation (3σ/µ )
50 50 Statistical Theory vs. Circuit Simulation Prediction of potential impact of spatial correlation using SPICE simulations on simple inverter chain: 1 Delay Variation, normalizedtocorr=1 case Theory SPICE simulations SPICE-based model Correlation Factor
51 51 Delay Variability vs. X L, ρ B, σ/µ 25 Normalized delay variability (3σ/µ) (%) X L scaling σ L scaling ρ B = 0.4 ρ B = % 20% 40% 60% 80% 100% ρ B = 0.0 Scaling factor Scaling gate length variation directly has most impact Reducing spatial correlation also reduces variability
52 52 Outline Measuring Variability Sensors and (wireless) metrology Controlling Variability Advanced Process Control (with en emphasis on wireless metrology) Evaluating the Impact of Variability on ICs Modeling a noisy manufacturing process
53 53 Coping with Variability in Semiconductor Manufacturing IC IC Design Robust Designs Novel Metrology / APC Manufacturing Process Development Error Budget Engineering Design for Controllability
TFT-LCD Technology Introduction
TFT-LCD Technology Introduction Thin film transistor liquid crystal display (TFT-LCD) is a flat panel display one of the most important fields, because of its many advantages, is the only display technology
More informationSampling Approaches to Metrology in Semiconductor Manufacturing
Sampling Approaches to Metrology in Semiconductor Manufacturing Tyrone Vincent 1 and Broc Stirton 2, Kameshwar Poolla 3 1 Colorado School of Mines, Golden CO 2 GLOBALFOUNDRIES, Austin TX 3 University of
More informationInvestigation of the foot-exposure impact in hyper-na immersion lithography when using thin anti-reflective coating
Investigation of the foot-exposure impact in hyper-na immersion lithography when using thin anti-reflective coating Darron Jurajda b, Enrico Tenaglia a, Jonathan Jeauneau b, Danilo De Simone a, Zhimin
More informationManufacturing Challenges and their Implications on Design
Manufacturing Challenges and their Implications on Design Phiroze Parakh, Ph.D 45nm/32nm Design Challenges MANUFACTURING VARIATIONS PROCESS & DESIGN VARIATIONS LARGE DESIGNS LOW POWER The Evolution of
More informationEmbedded UTCP interposers for miniature smart sensors
Embedded UTCP interposers for miniature smart sensors T. Sterken 1,2, M. Op de Beeck 2, Tom Torfs 2, F. Vermeiren 1,2, C. Van Hoof 2, J. Vanfleteren 1,2 1 CMST (affiliated with Ugent and IMEC), Technologiepark
More informationLecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia
Lecture 4a CMOS Fabrication, Layout and Simulation R. Saleh Dept. of ECE University of British Columbia res@ece.ubc.ca 1 Fabrication Fabrication is the process used to create devices and wires. Transistors
More informationDesign Rule Optimization of Regular layout for Leakage Reduction in Nanoscale Design
Design Rule Optimization of Regular layout for Leakage Reduction in Nanoscale Design Anupama R. Subramaniam, Ritu Singhal, Chi-Chao Wang, Yu Cao Department of Electrical Engineering, Arizona State University,
More informationCMOS TECHNOLOGY- Chapter 2 in the Text
CMOS TECHOLOGY- Chapter 2 in the Text CMOS Technology- Chapter 2 We will describe a modern CMOS process flow. In the simplest CMOS technologies, we need to realize simply MOS and MOS transistors for circuits
More informationCSPLAT for Photolithography Simulation
CSPLAT for Photolithography Simulation Guoxiong Wang wanggx@vlsi.zju.edu.cn Institute of VLSI Design, Zhejiang University 2001.8.31 Outline Photolithographic system Resolution enhancement technologies
More informationOptimization of Photolithography Process Using Simulation
Optimization of Photolithography Process Using Simulation Introduction The progress in semiconductor technology towards even smaller device geometries demands continuous refinements of photolithography
More information반도체공정 - 김원정. Lattice constant (Å)
반도체물리 - 반도체공정 - 김원정 Semiconductors Lattice constant (Å) 1 PN junction Transistor 2 Integrated circuit Integrated circuit originally referred to a miniaturized electronic circuit consisting of semiconductor
More informationThin n-in-p planar pixel modules for the ATLAS upgrade at HL-LHC
Thin n-in-p planar pixel modules for the ATLAS upgrade at HL-LHC A. Macchiolo, J. Beyer, A. La Rosa, R. Nisius, N. Savic Max-Planck-Institut für Physik, Munich 8 th International Workshop on Semiconductor
More informationIC Spatial Variation Modeling: Algorithms and Applications. the degree of. Doctor of Philosophy. Electrical and Computer Engineering.
IC Spatial Variation Modeling: Algorithms and Applications Submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy in Electrical and Computer Engineering Wangyang Zhang
More informationAddressable Test Chip Technology for IC Design and Manufacturing. Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03
Addressable Test Chip Technology for IC Design and Manufacturing Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03 IC Design & Manufacturing Trends Both logic and memory
More informationIndustrial Example I Semiconductor Manufacturing Photolithography Can you tell me anything about this data!
Can you tell me anything about this data! 1 In Semiconductor Manufacturing the Photolithography process steps are very critical to ensure proper circuit and device performance. Without good CD (critical
More informationProcess Design Kit for for Flexible Hybrid Electronics (FHE-PDK)
Process Design Kit for for Flexible Hybrid Electronics (FHE-PDK) Tsung-Ching Jim Huang, PhD Sr. Research Scientist, Hewlett Packard Labs MEPTEC2018 Outline Introduction Modeling and design needs for flexible
More informationFABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication
More informationLITHOGRAPHY CHALLENGES FOR LEADING EDGE 3D PACKAGING APPLICATIONS
LITHOGRAPHY CHALLENGES FOR LEADING EDGE 3D PACKAGING APPLICATIONS Warren W. Flack, Manish Ranjan, Gareth Kenyon, Robert Hsieh Ultratech, Inc. 3050 Zanker Road, San Jose, CA 95134 USA mranjan@ultratech.com
More informationEUV Lithography and Overlay Control
YMS Magazine DECEMBER 2017 EUV Lithography and Overlay Control Efi Megged, Mark Wylie and Cathy Perry-Sullivan L A-Tencor Corporation One of the key parameters in IC fabrication is overlay the accuracy
More informationChallenges in Manufacturing of optical and EUV Photomasks Martin Sczyrba
Challenges in Manufacturing of optical and EUV Photomasks Martin Sczyrba Advanced Mask Technology Center Dresden, Germany Senior Member of Technical Staff Advanced Mask Technology Center Dresden Key Facts
More informationOptical Topography Measurement of Patterned Wafers
Optical Topography Measurement of Patterned Wafers Xavier Colonna de Lega and Peter de Groot Zygo Corporation, Laurel Brook Road, Middlefield CT 6455, USA xcolonna@zygo.com Abstract. We model the measurement
More informationAUTOFOCUS SENSORS & MICROSCOPY AUTOMATION IR LASER SCANNING CONFOCAL MICROSCOPE IRLC DEEP SEE. Now See Deeper than ever before
AUTOFOCUS SENSORS & MICROSCOPY AUTOMATION IR LASER SCANNING CONFOCAL MICROSCOPE IRLC DEEP SEE Now See Deeper than ever before Review and inspection of non visible subsurface defects Non visible and subsurface
More informationDefect Repair for EUVL Mask Blanks
Defect Repair for EUVL Mask Blanks A.Barty, S.Hau-Riege, P.B.Mirkarimi, D.G.Stearns, H.Chapman, D.Sweeney Lawrence Livermore National Laboratory M.Clift Sandia National Laboratory E.Gullikson, M.Yi Lawrence
More informationDirect Imaging Solutions for Advanced Fan-Out Wafer-Level and Panel-Level Packaging
Semicon Europe 2018 Direct Imaging Solutions for Advanced Fan-Out Wafer-Level and Panel-Level Packaging November 16, 2018 by Mark Goeke SCREEN SPE Germany GmbH 1 SCREEN Semiconductor s Target Market Target
More informationOPTIMIZATION OF THROUGH SI VIA LAST LITHOGRAPHY FOR 3D PACKAGING
OPTIMIZATION OF THROUGH SI VIA LAST LITHOGRAPHY FOR 3D PACKAGING Warren W. Flack, Robert Hsieh, Gareth Kenyon Ultratech, Inc. 3050 Zanker Road, San Jose, CA 95134 USA wflack@ultratech.com John Slabbekoorn,
More informationULTRA-THIN DOUBLE LAYER METROLOGY WITH HIGH LATERAL RESOLUTION. Semicon West 2018, Bernd Srocka
ULTRA-THIN DOUBLE LAYER METROLOGY WITH HIGH LATERAL RESOLUTION Semicon West 2018, Bernd Srocka Mission Unity-SC provides a wide range of Solutions in Metrology& inspection to the Semiconductor Industry,
More informationFST s status on EUV Pellicle & Inspection System Development
FST s status on EUV Pellicle & Inspection System Development OCT.04, 2015 EUV Pellicle TWG @ Imec, nl. Donwon Park FST (Korea) http://www.fstc.co.kr FST Business Segments Division Pellicle TCU (Temperature
More informationOPTICAL TECHNOLOGIES FOR TSV INSPECTION Arun A. Aiyer, Frontier Semiconductor 2127 Ringwood Ave, San Jose, California 95131
OPTICAL TECHNOLOGIES FOR TSV INSPECTION Arun A. Aiyer, Frontier Semiconductor 2127 Ringwood Ave, San Jose, California 95131 ABSTRACT: In this paper, Frontier Semiconductor will introduce a new technology
More informationPRODUCTION OF ULTRA-FLAT SEMICONDUCTOR WAFER SUBSTRATES USING ADVANCED OPTICAL LENS POLISHING TECHNOLOGY
PRODUCTION OF ULTRA-FLAT SEMICONDUCTOR WAFER SUBSTRATES USING ADVANCED OPTICAL LENS POLISHING TECHNOLOGY / Slide 1 IQBAL (IZZY) BANSAL ASML HOLDING (NV) iqbalbansal@asml.com JANUARY 10, 2009
More informationEECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration
1 EECS 598: Integrating Emerging Technologies with Computer Architecture Lecture 10: Three-Dimensional (3D) Integration Instructor: Ron Dreslinski Winter 2016 University of Michigan 1 1 1 Announcements
More informationDesign of Experiment Application for Unit Process Development in Semiconductor Manufacturing
Design of Experiment Application for Unit Process Development in Semiconductor Manufacturing Pavel Nesladek Advanced Mask Technology Center, Rähnitzer Allee 9, 01109 Dresden, Germany 4 rd European DoE
More informationMEMS SENSOR FOR MEMS METROLOGY
MEMS SENSOR FOR MEMS METROLOGY IAB Presentation Byungki Kim, H Ali Razavi, F. Levent Degertekin, Thomas R. Kurfess 9/24/24 OUTLINE INTRODUCTION Motivation Contact/Noncontact measurement Optical interferometer
More informationSUSS MJB4. Manual Aligner For Research, Development and Operator Assisted Production October, 2009
SUSS MJB4 Manual Aligner For Research, Development and Operator Assisted Production October, 2009 Overview Product Portfolio Aligner MA/BA 8 MA200Compact LithoFab200 MJB4 MA300Plus MA/BA 6 MA150e LithoPack300
More informationLow k 1 Logic Design using Gridded Design Rules
SPIE Advanced Lithography Conference 2008 6925-68 Tela Innovations, ASML 1 Low k 1 Logic Design using Gridded Design Rules Michael C. Smayling a, Hua-yu Liu b, Lynn Cai b a Tela Innovations, Inc., 655
More informationMetrology for Characterization of Wafer Thickness Uniformity During 3D-IC Processing. SEMATECH Workshop on 3D Interconnect Metrology
Metrology for Characterization of Wafer Thickness Uniformity During 3D-IC Processing SEMATECH Workshop on 3D Interconnect Metrology Chris Lee July 11, 2012 Outline Introduction Motivation For New Metrology
More informationReflectivity metrics for optimization of anti-reflection coatings on wafers with topography
Reflectivity metrics for optimization of anti-reflection coatings on wafers with topography Mark D. Smith, Trey Graves, John Biafore, and Stewart Robertson KLA-Tencor Corp, 8834 N. Capital of Texas Hwy,
More informationStochastics and the Phenomenon of Line-Edge Roughness
Stochastics and the Phenomenon of Line-Edge Roughness Chris Mack February 27, 2017 Tutorial talk at the SPIE Advanced Lithography Symposium, San Jose, California What s so Hard about Roughness? Roughness
More informationModel-Based MPC Enables Curvilinear ILT using Either VSB or Multi-Beam Mask Writers
Model-Based MPC Enables Curvilinear ILT using Either VSB or Multi-Beam Mask Writers Leo (Linyong) Pang, Yutesu Takatsukasa, Daisuke Hara, Michael Pomerantsev, Bo Su, Aki Fujimura D2S Patented Technology
More information3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA
3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA OUTLINE 3D Application Drivers and Roadmap 3D Stacked-IC Technology 3D System-on-Chip: Fine grain partitioning Conclusion
More informationAnalog ASICs in industrial applications
Analog ASICs in industrial applications Customised IC solutions for sensor interface applications in industrial electronics the requirements and the possibilities Synopsis Industrial electronics creates
More informationTotal Inspection Solutions Ensuring Known-Good 3DIC Package. Nevo Laron, Camtek USA, Santa Clara, CA
Total Inspection Solutions Ensuring Known-Good 3DIC Package Nevo Laron, Camtek USA, Santa Clara, CA Density Packaging Trends vs. Defect Costs Functionality Package Yield 3DIC yield statistics 101 1.00
More informationFrontiers in CD-SEM metrology
Frontiers in CD-SEM metrology abeam Technologies, Inc. Dr. Sergey Babin, sb@abeamtech.com Hayward, CA, USA CD-SEM in semiconductor CD-SEM is an indispensable part of the semiconductor industry In volume
More informationPresented at the COMSOL Conference 2010 Paris Multiphysics Simulation of REMS hot-film Anemometer Under Typical Martian Atmosphere Conditions
Presented at the COMSOL Conference 2010 Paris Multiphysics Simulation of REMS hot-film Anemometer Under Typical Martian Atmosphere Conditions author: Lukasz Kowalski Universitat Politècnica de Catalunya
More informationPRODUCTS COMPETENCE IN THIN AND ULTRA-THIN WAFER PROCESSING AND HANDLING BASED ON TRANSFER ELECTROSTATIC CARRIER (T-ESC ) TECHNOLOGY
PRODUCTS COMPETENCE IN THIN AND ULTRA-THIN WAFER PROCESSING AND HANDLING BASED ON TRANSFER ELECTROSTATIC CARRIER (T-ESC ) TECHNOLOGY . CONTENTS Technology 04 Basics 04 T-ESC Solutions 04 Process Applications
More informationLITHOGRAPHY CHALLENGES AND CONSIDERATIONS FOR EMERGING FAN-OUT WAFER LEVEL PACKAGING APPLICATIONS
LITHOGRAPHY CHALLENGES AND CONSIDERATIONS FOR EMERGING FAN-OUT WAFER LEVEL PACKAGING APPLICATIONS Robert L. Hsieh, Detlef Fuchs, Warren W. Flack, and Manish Ranjan Ultratech Inc. San Jose, CA, USA mranjan@ultratech.com
More informationDevelopment of innovative ALD materials for high density 3D integrated capacitors
Development of innovative ALD materials for high density 3D integrated capacitors Malte Czernohorsky General Trend: System miniaturization Integration of passive components Capacitors Inductors Resistors
More informationPushing 193i lithography by Joint optimization of Layout and Lithography
Pushing 193i lithography by Joint optimization of Layout and Lithography Peter De Bisschop Imec, Leuven, Belgium Semicon Europe Messe Dresden, Germany Lithography session October 12, 2011 Semiconductor-Industry
More informationORDERING INFORMATION # of Ports Pressure Type Device Name
Freescale Semiconductor Data Sheet: Technical Data High Temperature Accuracy Integrated Silicon Pressure Sensor for Measuring Absolute Pressure, On-Chip Signal Conditioned, Temperature Compensated and
More informationChapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process
Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process 2.1 Introduction Standard CMOS technologies have been increasingly used in RF IC applications mainly
More informationEndcap Modules for the ATLAS SemiConductor Tracker
Endcap Modules for the ATLAS SemiConductor Tracker RD3, Firenze, September 29 th, 23 Richard Nisius (MPI Munich) nisius@mppmu.mpg.de (For the ATLAS-SCT Collaboration) The plan of this presentation Introduction
More informationObtainment of Prototypical images and Detector performance simulations. Guillaume Potdevin for the XFEL-HPAD-Consortium
Obtainment of Prototypical images and Detector performance simulations Overview of the analysis Outlook Prototypical images: Single object imaging & XPCS short presentation (reminder ) Presentation of
More informationksa ICE - Integrated Control for Epitaxy
Introduction The k-space Integrated Control for Epitaxy system (ksa ICE) is a modular in-situ metrology tool designed for today s MOCVD reactors. It combines proven ksa MOS, ksa BandiT, and ksa RateRat
More informationLaser Applications for Photovoltaics Crystalline and Thin Film Technologies
LASERS & MATERIAL PROCESSING I OPTICAL SYSTEMS I INDUSTRIAL METROLOGY I TRAFFIC SOLUTIONS I DEFENSE & CIVIL SYSTEMS Laser Applications for Photovoltaics Crystalline and Thin Film Technologies Back contact
More informationUltra-thin Capacitors for Enabling Miniaturized IoT Applications
Ultra-thin Capacitors for Enabling Miniaturized IoT Applications Fraunhofer Demo Day, Oct 8 th, 2015 Konrad Seidel, Fraunhofer IPMS-CNT 10/15/2015 1 CONTENT Why we need thin passive devices? Integration
More informationAutomated aerial image based CD metrology initiated by pattern marking with photomask layout data
Automated aerial image based CD metrology initiated by pattern marking with photomask layout data Grant Davis 1, Sun Young Choi 2, Eui Hee Chung 2, Arne Seyfarth 3, Hans van Doornmalen 3, Eric Poortinga
More informationApplications for Mapper technology Bert Jan Kampherbeek
Applications for Mapper technology Bert Jan Kampherbeek Co-founder & CEO Today s agenda Mapper technology Principles of operation Development status and performance Specification summary Mapper applications
More informationECE520 VLSI Design. Lecture 1: Introduction to VLSI Technology. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 1: Introduction to VLSI Technology Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Course Objectives
More informationECE 486/586. Computer Architecture. Lecture # 2
ECE 486/586 Computer Architecture Lecture # 2 Spring 2015 Portland State University Recap of Last Lecture Old view of computer architecture: Instruction Set Architecture (ISA) design Real computer architecture:
More informationMoore s Law: Alive and Well. Mark Bohr Intel Senior Fellow
Moore s Law: Alive and Well Mark Bohr Intel Senior Fellow Intel Scaling Trend 10 10000 1 1000 Micron 0.1 100 nm 0.01 22 nm 14 nm 10 nm 10 0.001 1 1970 1980 1990 2000 2010 2020 2030 Intel Scaling Trend
More informationMP3V5050, 0 to 50 kpa, Differential, and Gauge Pressure Sensor
NXP Semiconductors Document Number: Data Sheet: Technical Data Rev. 1.3, 11/2017, 0 to 50 kpa, Differential, and Gauge Pressure Sensor The series piezoresistive transducer is a state-of-the-art, monolithic
More informationApplications of Piezo Actuators for Space Instrument Optical Alignment
Year 4 University of Birmingham Presentation Applications of Piezo Actuators for Space Instrument Optical Alignment Michelle Louise Antonik 520689 Supervisor: Prof. B. Swinyard Outline of Presentation
More informationMask patterning challenges for EUV N7 and beyond. Date: 2018/02/27
Mask patterning challenges for EUV N7 and beyond Date: 2018/02/27 Outline EUV tech drivers and mask roadmap N7 mask process status Mask and mask process characterization Process improvements toward N5
More informationBringing 3D Integration to Packaging Mainstream
Bringing 3D Integration to Packaging Mainstream Enabling a Microelectronic World MEPTEC Nov 2012 Choon Lee Technology HQ, Amkor Highlighted TSV in Packaging TSMC reveals plan for 3DIC design based on silicon
More informationNXQ8000 Series Mask Aligner
NXQ8000 Series Mask Aligner The NXQ8000 Production Mask Aligner and Front to Back Overlay Inspection System integrates the latest in Robotic Automation with state of the art next generation alignment stage
More informationDoug Schramm a, Dale Bowles a, Martin Mastovich b, Paul C. Knutrud b, Anastasia Tyurina b ABSTRACT 1. INTRODUCTION
Algorithm Implementation and Techniques for Providing More Reliable Overlay Measurements and Better Tracking of the Shallow Trench Isolation (STI) Process Doug Schramm a, Dale Bowles a, Martin Mastovich
More informationFPGA Power Management and Modeling Techniques
FPGA Power Management and Modeling Techniques WP-01044-2.0 White Paper This white paper discusses the major challenges associated with accurately predicting power consumption in FPGAs, namely, obtaining
More informationFrom 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon. CEA. All rights reserved
From 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon Agenda Introduction 2,5D: Silicon Interposer 3DIC: Wide I/O Memory-On-Logic 3D Packaging: X-Ray sensor Conclusion
More informationPRODUCT OVERVIEW. Rupert Perera President, EUV Tech
PRODUCT OVERVIEW Rupert Perera President, EUV Tech EUV TECH OVERVIEW Started in 1997, EUV Tech has pioneered the development of EUV metrology tools: EUV Reflectometer o Measures the reflectivity and uniformity
More information3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape
Edition April 2017 Semiconductor technology & processing 3D systems-on-chip A clever partitioning of circuits to improve area, cost, power and performance. In recent years, the technology of 3D integration
More informationTutorial Solutions. 10 Holographic Applications Holographic Zone-Plate
10 Holographic Applications 10.1 Holographic Zone-Plate Tutorial Solutions Show that if the intensity pattern for on on-axis holographic lens is recorded in lithographic film, then a one-plate results.
More informationThe Role of Simulation in Photovoltaics: From Solar Cells To Arrays. Ricardo Borges, Kurt Mueller, and Nelson Braga Synopsys, Inc.
The Role of Simulation in Photovoltaics: From Solar Cells To Arrays Ricardo Borges, Kurt Mueller, and Nelson Braga Synopsys, Inc. 1 PV System Challenges Improving PV efficiency Optimizing for design performance
More informationMPXHZ6130A, 15 to 130 kpa, Absolute, Integrated Pressure Sensor
Freescale Semiconductor Document Number: Data Sheet: Technical Data Rev. 1.2, 06/2015, 15 to 130 kpa, Absolute, Integrated Pressure Sensor The series sensor integrates on-chip, bipolar op amp circuitry
More informationHigh speed full wafer monitoring of surface, edge and bonding interface for 3D-stacking
Sematech Workshop on 3D Interconnect Metrology Sematech Workshop on 3D Interconnect Metrology, July 13 2011 High speed full wafer monitoring of surface, edge and bonding interface for 3D-stacking Lars
More informationModeling and Estimation of FPN Components in CMOS Image Sensors
Modeling and Estimation of FPN Components in CMOS Image Sensors Abbas El Gamal a, Boyd Fowler a,haomin b,xinqiaoliu a a Information Systems Laboratory, Stanford University Stanford, CA 945 USA b Fudan
More informationComparison of Singulation Techniques
Comparison of Singulation Techniques Electronic Packaging Society, Silicon Valley Chapter Sept. 28, 2017 ANNETTE TENG Sept 28, 2017 1 Definition of Singulation 9/28/2017 Annetteteng@promex-ind.com 2 www.cpmt.org/scv
More informationAnnouncements. Advanced Digital Integrated Circuits. No office hour next Monday. Lecture 2: Scaling Trends
EE4 - Spring 008 Advanced Digital Integrated Circuits Lecture : Scaling Trends Announcements No office hour next Monday Extra office hours Tuesday and Thursday -3pm CMOS Scaling Rules Voltage, V / α tox/α
More informationNishtha Bhatia Washington High School July 31 st, 2014
Nishtha Bhatia Washington High School July 31 st, 2014 MY PROJECTS Programming Photolithography o Incorporate image slider to Nanolab website homepage o MNL s current i-line PR OiR 897-10i is discontinued
More informationAT&S Company. Presentation. 3D Component Packaging. in Organic Substrate. Embedded Component. Mark Beesley IPC Apex 2012, San Diego.
3D Component Packaging AT&S Company in Organic Substrate Presentation Embedded Component Mark Beesley IPC Apex 2012, San Diego www.ats.net Austria Technologie & Systemtechnik Aktiengesellschaft Fabriksgasse13
More informationEE586 VLSI Design. Partha Pande School of EECS Washington State University
EE586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 1 (Introduction) Why is designing digital ICs different today than it was before? Will it change in
More informationRELIABILITY REPORT FOR MAX3864ESA PLASTIC ENCAPSULATED DEVICES. November 28, 2001 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086
MAX3864ESA Rev. A RELIABILITY REPORT FOR MAX3864ESA PLASTIC ENCAPSULATED DEVICES November 28, 2001 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord
More informationAnnouncements. Advanced Digital Integrated Circuits. No office hour next Monday. Lecture 2: Scaling Trends
EE24 - Spring 2008 Advanced Digital Integrated Circuits Lecture 2: Scaling Trends Announcements No office hour next Monday Extra office hours Tuesday and Thursday 2-3pm 2 CMOS Scaling Rules Voltage, V
More informationCircuits. L3: Fabrication and Layout -1 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number
EE60: CMOS Analog Circuits L: Fabrication and Layout - (8.8.0) B. Mazhari Dept. of EE, IIT Kanpur Suppose we have a Silicon wafer which is P-type and we wish to create a region within it which is N-type
More informationMaximizing Cost Efficiencies and Productivity for AMOLED Backplane Manufacturing. Elvino da Silveira
Maximizing Cost Efficiencies and Productivity for AMOLED Backplane Manufacturing Elvino da Silveira Agenda Introductions & Trends Consumer products driving AMOLED Adoption! Lithography Challenges Devices
More informationWHICH SIDE ARE YOU ON? DOUBLE SIDED PROBING
WHICH SIDE ARE YOU ON? DOUBLE SIDED PROBING Traditionally, devices with active regions on both sides of a wafer were limited to discrete devices. With advances in materials, functionality and packaging,
More informationElectrical linewidth metrology for systematic CD variation characterization and causal analysis
Electrical lineidth metrology for systematic CD variation characterization and causal analysis Jason P. Cain and Costas J. Spanos Department of Electrical Engineering and Computer Sciences University of
More informationFirst Operational Experience from the LHCb Silicon Tracker
First Operational Experience from the LHCb Silicon Tracker 7 th International Hiroshima Symposium on Development and Application of Semiconductor Tracking Devices The LHCb Silicon Tracker Installation
More informationOn the quality of measured optical aberration coefficients using phase wheel monitor
On the quality of measured optical aberration coefficients using phase wheel monitor Lena V. Zavyalova *, Aaron R. Robinson, Anatoly Bourov, Neal V. Lafferty, and Bruce W. Smith Center for Nanolithography
More informationCHAPTER 1 INTRODUCTION
CHAPTER 1 INTRODUCTION Rapid advances in integrated circuit technology have made it possible to fabricate digital circuits with large number of devices on a single chip. The advantages of integrated circuits
More informationJohn R. Fraley. High Temperature Wireless Sensor Systems. Lead Engineer.
High Temperature Wireless Sensor Systems John R. Fraley Lead Engineer jfraley@apei.net 535 W. Research Center Blvd. Fayetteville, AR 72701 (479) 443-5759 Outline Overview Applications Bearing Sensors Turbine
More informationDESIGN OF INFRARED FOR THE WEST PROJECT
1 st IAEA Technical Meeting on Fusion Data Processing, Validation and Analysis Nice, 1 st -3 rd of June 2015 DESIGN OF INFRARED THERMOGRAPHY DIAGNOSTICS FOR THE WEST PROJECT X. Courtois, MH. Aumeunier,
More informationDESIGNER S NOTEBOOK Proximity Detection and Link Budget By Tom Dunn July 2011
INTELLIGENT OPTO SENSOR Number 38 DESIGNER S NOTEBOOK Proximity Detection and Link Budget By Tom Dunn July 2011 Overview TAOS proximity sensors operate by flashing an infrared (IR) light towards a surface
More informationWoollam M2000 Operation Manual
Woollam M2000 Operation Manual The Woollam M2000 is a spectroscopic ellipsometer used to characterize optically transparent films. The system has the Near IR upgrade that covers 700 wavelengths from 193nm
More informationPhotoresist Qualification using Scatterometry CD
Photoresist Qualification using Scatterometry CD Roie Volkovich *a, Yosef Avrahamov a, Guy Cohen a, Patricia Fallon b, Wenyan Yin b, a KLA-Tencor Corporation Israel, Halavian St., P.O.Box 143, Migdal Haemek
More informationCS310 Embedded Computer Systems. Maeng
1 INTRODUCTION (PART II) Maeng Three key embedded system technologies 2 Technology A manner of accomplishing a task, especially using technical processes, methods, or knowledge Three key technologies for
More informationLaser Applications for Photovoltaics Crystalline and Thin Film Technologies
LASERS & MATERIAL PROCESSING I OPTICAL SYSTEMS I INDUSTRIAL METROLOGY I TRAFFIC SOLUTIONS I DEFENSE & CIVIL SYSTEMS Laser Applications for Photovoltaics Crystalline and Thin Film Technologies Back contact
More informationSmart Inrush Current Limiter Enables Higher Efficiency In AC-DC Converters
ISSUE: May 2016 Smart Inrush Current Limiter Enables Higher Efficiency In AC-DC Converters by Benoît Renard, STMicroelectronics, Tours, France Inrush current limiting is required in a wide spectrum of
More informationFreescale Semiconductor Data Sheet: Technical Data
Freescale Semiconductor Data Sheet: Technical Data High Temperature Accuracy Integrated Silicon Pressure Sensor for Measuring Absolute Pressure, On-Chip Signal Conditioned, Temperature Compensated and
More informationScanning Acoustic Microscopy For Metrology of 3D Interconnect Bonded Wafers
Scanning Acoustic Microscopy For Metrology of 3D Interconnect Bonded Wafers Jim McKeon, Ph.D. - Sonix, Director of Technology Sriram Gopalan, Ph.D. - Sonix, Technology Engineer 8700 Morrissette Drive 8700
More information3D technology evolution to smart interposer and high density 3D ICs
3D technology evolution to smart interposer and high density 3D ICs Patrick Leduc, Jean Charbonnier, Nicolas Sillon, Séverine Chéramy, Yann Lamy, Gilles Simon CEA-Leti, Minatec Campus Why 3D integration?
More informationMonolithic 3D Integration using Standard Fab & Standard Transistors. Zvi Or-Bach CEO MonolithIC 3D Inc.
Monolithic 3D Integration using Standard Fab & Standard Transistors Zvi Or-Bach CEO MonolithIC 3D Inc. 3D Integration Through Silicon Via ( TSV ), Monolithic Increase integration Reduce interconnect total
More information