02 - Numerical Representation and Introduction to Junior
|
|
- Marvin May
- 6 years ago
- Views:
Transcription
1 02 - Numerical Representation and Introduction to Junior September 10, 2013
2 Todays lecture Finite length effects, continued from Lecture 1 How to handle overflow Introduction to the Junior processor
3 Demonstration of rounding effects Most of the time you will gain about half a bit when doing proper rounding However, in some cases you will get significantly better results Example: Iterated vector rotation
4 Demonstration of rounding effects: Iterated vector rotation ( ) 1 X 0 = 0 a = ( cos(a) sin(a) X n+1 = sin(a) cos(a) ) X n If you don t round the rotation matrix and X properly you ll get pretty bad results
5 Demonstration of rounding effects: Iterated vector rotation 1 12 bits, no rounding 12 bits, rounding 16 bits, no rounding Ideally: X follows the unit circle In practice: Rounding effects causes X to deviate as seen in the figure
6 Another cautionary tale Saudi Arabia, february 25th, 1991 An incoming Iraqi Scud missile impacts an army barracks killing 28 soldiers Cause: A software bug in the fixed point math:
7 Patriot missile bug Time is stored as a fixed point value Time is incremented every 100 ms by 1/10 1/10 cannot be represented exactly using a binary fixed point number (nor as a floating point number) After the missile battery had been operational for over 100 hours the time has drifted by approximately 0.34 seconds An incoming Scud travels at 1.7km/s, thus the missile battery s tracking was off by over half a kilometer, causing the range gate of the radar to be missed For more information, see: engineering/it/~alum/patriot_bug.html
8 Overflow, saturation, and guard bits Overflow: if the result of a calculation (X ) is not in the range 1 X < 1 Common reasons for overflow: When the result is too large (or small) Too many accumulations
9 Ways to deal with fixed point overflow Ignore it Use a floating point processor instead Redo calculation with scaled down input data Tricky for realtime systems Exception System restart Great for debugging Not so great for mission critical systems (Ariane 501 launch) Use guard bits and saturation arithmetic
10 Managing overflow: Saturation/guard Most popular way in DSP systems What is guard Add more sign extension bits to operands Increasing the range to: 2 G x < 2 G 1
11 Managing overflow: Saturation/guard if(result > 1.0) { final_result = ; } else if(result <= -1.0) { final_result = -1.0 } else { final_result = result; } Performed after an iterative accumulation Do not do it during a convolution Often better than exception for hard-real time system
12 Managing overflow: Saturation/guard Huffman decoder and sample decoding Misc calculations Memory IMDCT (18 point transform) Misc calculations DCT (32 point transform) Windowing (16 tap FIR filter) Example of overflow vs saturation Same DCT example as for block floating point
13 Corner cases When verifying a system it makes sense to concentrate on corner cases that exercises the system in unusual ways Example: Corner cases for a divider may be MAX VAL/MAX VAL, MAX VAL/1, 1/MAX VAL, 0/1, 0/MAX VAL, 1/0, 0/0, MAX VAL/0, and similar cases
14 Corner case, fractional multiplication Remember, a fractional number can be between 1 and 1 2 n 1 (inclusive) Do you see any problems with a fractional multiplier which gives a fractional result? Expression for fractional multiplication: tmp[2*n-1:0] = $signed(a)*$signed(b) result=tmp[2*n-2:n-1]
15 Corner case, fractional multiplication ( 1) ( 1) = 1 (Answer cannot be represented in fractional!) (If not taken into account, the fractional multiplier will produce a 1 in this case.) How to handle? Probably best to saturate the result to (Do you think it is unlikely that you will get a 1? What about a broken sensor?)
16 Corner case, absolute operation Same problem, what about 1? Without guard/saturation: ABS(1000) = INV(1000)+0001 = = 1000 (?!)
17 Corner case, absolute operation With guard bits/saturation: ABS(1000) calculated as TRUNC(SAT(ABS(GUARD(1000) = TRUNC(SAT(ABS(11000))) TRUNC(SAT(ABS(11000))) = TRUNC(SAT(01000)) = TRUNC(00111) = 0111
18 Correct execution order Add guard bits Kernel iteration and scaling Round Truncate and saturate Remove guard bits
19 Designing an instruction set First try: Start with the operations available in C Goal: ASIP DSP for real-time iterative computing Assumption: RISC-like instructions move-load-store, ALU/MAC, and program flow control
20 Instruction classification Instruction Operands Operations Mathematical Flags Clock group/type description cycles Load, store, Register name Data transfer DST(ADR)<=SRC(ADR) No flag 1 and move ALU Register names, Arithmetic and OpW <= OpA op OpB ALU Flags 1 instructions or immediate data Flow control Way to get the Jump taken if(condition) No flags 1 or 3 target address decision PC <= target
21 Move-load-store instructions RISC processor: Simple architecture Data and parameters of a subroutine are loaded to the register file first Operands come either from register file or from immediate data (carried by an instruction) Results in the register file need to be written back to the data memory
22 Move-load-store instructions Mnemonic Operands Description Operation Cycles load OpW, DA Load data OpW<= DM(DA) 1 from mem 0/1 store DA,OpA Store data DM(DA) <= OpA 1 to mem 0/1 move OpW,OpA Copy between OpW <= OpA 1 two registers move OpW,imm Copy immediate OpW <= imm 1 to registers
23 Addressing modes Name DA Algorithm Direct D 16-bit constant as the direct memory address Register indirect R A register containing the memory address Post increment R++ R gives the address, R=R+1 after addressing Pre decrement R R=R-1 before addressing, R gives address
24 Arithmetic instructions Basic arithmetic operations in C: add, subtract, multiply, division, and modulo Division operation can usually be avoided by for example multiplying with the reciprocal. We can implement it using a subroutine. Modulo operation is not used very often for DSP arithmetic computing, we can implement it using a subroutine
25 Arithmetic instructions Mnemonic Operands Operation Flags ADD OpA, OpB OpW <= OpA + OpB C,Z,N,V SUB OpA, OpB OpW <= OpA - OpB C,Z,N,V ABS OpA, OpB OpW <= ABS(OpA) Z,N,V INC OpA, OpB OpW <= OpA + 1 C,Z,N,V DEC OpA, OpB OpW <= OpA - 1 C,Z,N,V MPL OpA, OpB A <= OpA * OpB Z,N,V MAC A,OpA, OpB A <= A + OpA * OpB Z,N,V RND A OpW <= SAT(ROUND(A)) Z,N,V CAC A A <= 0 Z,N,V Note: MAC, RND, and CAC or operating on the wide accumulator register. (Not a typical RISC instruction)
26 Logic and shift operations Mnemonic Operands Operation Flags AND OpA, OpB OpW <= OpA & OpB N,V,Z OR OpA, OpB OpW <= OpA OpB N,V,Z NOT OpA OpW <= ~OpA N,V,Z XOR OpA, OpB OpW <= OpA ^ OpB N,V,Z LS OpA, OpB OpW <= OpA << OpB[3:0] N,V,Z RS OpA, OpB OpW <= OpA >> OpB[3:0] N,V,Z Note: The C standard allows shifts to be implemented like this. That is: The following program has undefined behavior: uint16_t a,b; a = 12345; b = 19; a = a >> b; // Undefined, shifting more than 16 bits for // on a 16 bit datatype
27 Logic operators in C < Less than <= Less than or equal to == Equal to >= Greater than or equal to > Greater than!= Not equal to && Boolean AND Boolean OR! Boolean NOT Do we need special ALU instructions for these? Probably not, we can handle these by conditional branch instruction
28 Program flow control in assembler In assembly language Subroutine calls Unconditional jumps Conditional jumps Condition test and conditional jump are (often) separated The first instruction computes the flags The second instruction does a conditional jump
29 Program flow control instructions Description Condition Expression Jump when less than < N=1 Jump when less than or equal to <= N=1 or Z=1 Jump when equal to == Z=1 Jump when greater than or equal to >= N=0 Jump when greater than > N=0 and Z=0 Jump when not equal to!= Z=0 Unconditional jump - - Jump, push return address - - Set PC from popped return address - - Note: &&,, and! are handled by multiple conditional branches
30 Target addressing for jumping Absolute: 16 bits constant Indirect: In a general register Note: Required for C programs (function pointers)
31 Ok, now what? We have now specified an instruction set based on C (although some details are missing, see Chapter 5 in the textbook for more information) Now we need to check the quality of this instruction set through benchmarking
32 BDTI Benchmarks An example of a widely used benchmark for DSP processors Block transfer: Transfer a data block from one memory to another memory Single FIR: N-tap FIR filter running one data sample Frame FIR: N-tap FIR filter running K data samples IIR: Biquad IIR (2nd order IIR) running one data sample 16-bit division: A positive 16 bit value divided by another positive 16 bit value DCT: 8x8 2D DCT 256-FFT: 256 point FFT Vector add Windowing Vector Max
33 Benchmark results Benchmark Junior TSMD Block transfer of 40 samples: Single sample 16-tap FIR sample Frame 16-tap FIR etc Bad Good
34 Study of single sample 16-tap FIR assembler code Convolution: y[n] = N 1 k=0 h[k]x[n k] Samples stored in a circular buffer // C code for 16 tap FIR filter (single sample) result = 0 for (i=0; i < 16; i++) { if(ptr1 == TOP){ ptr1 = BOTTOM; } result = result + mem[ptr1++]*mem[ptr2++]; }
35 Study of single sample 16-tap FIR assembler code Convolution: y[n] = N 1 k=0 h[k]x[n k] Samples stored in a circular buffer // R0: Pointer into x, R2: Pointer into h // R4: Iteration count // R5: TOP of circular buffer, R7: Bottom of circular buffe Loop SUB R6,R0,R5 // R6 = R0-R5 JNE FIFO FIFO MOVE R0, R7 Load R1, DM0(R0++) Load R3, DM0(R2++) MAC A,R1,R3 DEC R4 JGT LOOP
36 Improved Instruction Set Add a loop instruction, shave off 2 cycles per iteration Alternative: Loop unrolling (although inefficient if unrolled too many times) REPEAT 16, ENDLOOP SUB R6,R0,R5 JNE FIFO // R6 = R0-R5 MOVE R0, R7 FIFO Load R1, DM0(R0++) Load R3, DM0(R2++) MAC A,R1,R3 ENDLOOP
03 - The Junior Processor
September 8, 2015 Designing a minimal instruction set What is the smallest instruction set you can get away with while retaining the capability to execute all possible programs you can encounter? Designing
More information02 - Numerical Representations
September 3, 2014 Todays lecture Finite length effects, continued from Lecture 1 Floating point (continued from Lecture 1) Rounding Overflow handling Example: Floating Point Audio Processing Example: MPEG-1
More information03 - The Junior Processor
September 10, 2014 Designing a minimal instruction set What is the smallest instruction set you can get away with while retaining the capability to execute all possible programs you can encounter? Designing
More informationDesign of Embedded DSP Processors Unit 2: Design basics. 9/11/2017 Unit 2 of TSEA H1 1
Design of Embedded DSP Processors Unit 2: Design basics 9/11/2017 Unit 2 of TSEA26-2017 H1 1 ASIP/ASIC design flow We need to have the flow in mind, so that we will know what we are talking about in later
More information04 - DSP Architecture and Microarchitecture
September 11, 2015 Memory indirect addressing (continued from last lecture) ; Reality check: Data hazards! ; Assembler code v3: repeat 256,endloop load r0,dm1[dm0[ptr0++]] store DM0[ptr1++],r0 endloop:
More informationLode DSP Core. Features. Overview
Features Two multiplier accumulator units Single cycle 16 x 16-bit signed and unsigned multiply - accumulate 40-bit arithmetic logical unit (ALU) Four 40-bit accumulators (32-bit + 8 guard bits) Pre-shifter,
More informationCOS 140: Foundations of Computer Science
COS 140: Foundations of Computer Science CPU Organization and Assembly Language Fall 2018 CPU 3 Components of the CPU..................................................... 4 Registers................................................................
More information05 - Microarchitecture, RF and ALU
September 15, 2015 Microarchitecture Design Step 1: Partition each assembly instruction into microoperations, allocate each microoperation into corresponding hardware modules. Step 2: Collect all microoperations
More informationDesign of Embedded DSP Processors
Design of Embedded DSP Processors Unit 3: Microarchitecture, Register file, and ALU 9/11/2017 Unit 3 of TSEA26-2017 H1 1 Contents 1. Microarchitecture and its design 2. Hardware design fundamentals 3.
More informationStorage I/O Summary. Lecture 16: Multimedia and DSP Architectures
Storage I/O Summary Storage devices Storage I/O Performance Measures» Throughput» Response time I/O Benchmarks» Scaling to track technological change» Throughput with restricted response time is normal
More information3.0 Instruction Set. 3.1 Overview
3.0 Instruction Set 3.1 Overview There are 16 different P8 instructions. Research on instruction set usage was the basis for instruction selection. Each instruction has at least two addressing modes, with
More informationThe von Neumann Architecture. IT 3123 Hardware and Software Concepts. The Instruction Cycle. Registers. LMC Executes a Store.
IT 3123 Hardware and Software Concepts February 11 and Memory II Copyright 2005 by Bob Brown The von Neumann Architecture 00 01 02 03 PC IR Control Unit Command Memory ALU 96 97 98 99 Notice: This session
More information3.1 DATA REPRESENTATION (PART C)
3.1 DATA REPRESENTATION (PART C) 3.1.3 REAL NUMBERS AND NORMALISED FLOATING-POINT REPRESENTATION In decimal notation, the number 23.456 can be written as 0.23456 x 10 2. This means that in decimal notation,
More informationDesign of Embedded DSP Processors Unit 8: Firmware design and benchmarking. 9/27/2017 Unit 8 of TSEA H1 1
Design of Embedded DSP Processors Unit 8: Firmware design and benchmarking 9/27/2017 Unit 8 of TSEA26 2017 H1 1 Contents Introduction to FW and its coding flow 1. Application modeling under HW constraints
More information04 - DSP Architecture and Microarchitecture
September 11, 2014 Conclusions - Instruction set design An assembly language instruction set must be more efficient than Junior Accelerations shall be implemented at arithmetic and algorithmic levels.
More informationDSP Platforms Lab (AD-SHARC) Session 05
University of Miami - Frost School of Music DSP Platforms Lab (AD-SHARC) Session 05 Description This session will be dedicated to give an introduction to the hardware architecture and assembly programming
More informationUNIT-II. Part-2: CENTRAL PROCESSING UNIT
Page1 UNIT-II Part-2: CENTRAL PROCESSING UNIT Stack Organization Instruction Formats Addressing Modes Data Transfer And Manipulation Program Control Reduced Instruction Set Computer (RISC) Introduction:
More informationComputer Organization CS 206 T Lec# 2: Instruction Sets
Computer Organization CS 206 T Lec# 2: Instruction Sets Topics What is an instruction set Elements of instruction Instruction Format Instruction types Types of operations Types of operand Addressing mode
More informationGeneral Purpose Signal Processors
General Purpose Signal Processors First announced in 1978 (AMD) for peripheral computation such as in printers, matured in early 80 s (TMS320 series). General purpose vs. dedicated architectures: Pros:
More informationMicrocontroller Intel [Instruction Set]
Microcontroller Intel 8051 [Instruction Set] Structure of Assembly Language [ label: ] mnemonic [operands] [ ;comment ] Example: MOV R1, #25H ; load data 25H into R1 2 8051 Assembly Language Registers
More informationExamination Design of Embedded DSP Processors, TSEA26
Examination Design of Embedded DSP Processors, TSEA26 Date 2011-01-12 Room TER4 Time 14:00-18:00 Course code TSEA26 Exam code TEN 1 Course name Design of Embedded DSP Processors Department ISY, Department
More informationArithmetic for Computers. Hwansoo Han
Arithmetic for Computers Hwansoo Han Arithmetic for Computers Operations on integers Addition and subtraction Multiplication and division Dealing with overflow Floating-point real numbers Representation
More information1. Micro Architecture and Finite Length. Olle Seger Andreas Ehliar Dake Liu, Rizwan Azhgar
1. Micro Architecture and Finite Length Olle Seger (olle.seger@liu.se) Andreas Ehliar (ehliar@isy.liu.se) Dake Liu, Rizwan Azhgar 1 Outline Introduction Some Administrative Information Basic Components
More informationChapter 4. Operations on Data
Chapter 4 Operations on Data 1 OBJECTIVES After reading this chapter, the reader should be able to: List the three categories of operations performed on data. Perform unary and binary logic operations
More informationREGISTER TRANSFER LANGUAGE
REGISTER TRANSFER LANGUAGE The operations executed on the data stored in the registers are called micro operations. Classifications of micro operations Register transfer micro operations Arithmetic micro
More informationAnnouncements. Lab Friday, 1-2:30 and 3-4:30 in Boot your laptop and start Forte, if you brought your laptop
Announcements Lab Friday, 1-2:30 and 3-4:30 in 26-152 Boot your laptop and start Forte, if you brought your laptop Create an empty file called Lecture4 and create an empty main() method in a class: 1.00
More informationBasic operators, Arithmetic, Relational, Bitwise, Logical, Assignment, Conditional operators. JAVA Standard Edition
Basic operators, Arithmetic, Relational, Bitwise, Logical, Assignment, Conditional operators JAVA Standard Edition Java - Basic Operators Java provides a rich set of operators to manipulate variables.
More informationTSEA 26 exam page 1 of Examination. Design of Embedded DSP Processors, TSEA26 Date 8-12, G34, G32, FOI hus G
TSEA 26 exam page 1 of 10 20171019 Examination Design of Embedded DSP Processors, TSEA26 Date 8-12, 2017-10-19 Room G34, G32, FOI hus G Time 08-12AM Course code TSEA26 Exam code TEN1 Design of Embedded
More informationASSEMBLY LANGUAGE MACHINE ORGANIZATION
ASSEMBLY LANGUAGE MACHINE ORGANIZATION CHAPTER 3 1 Sub-topics The topic will cover: Microprocessor architecture CPU processing methods Pipelining Superscalar RISC Multiprocessing Instruction Cycle Instruction
More informationBasic Processor Design
Basic Processor Design Design Instruction Set Design Datapath Design Control Unit This lecture deals with Instruction Set Design. 1001 Instruction Set Terminology Mnemonic (Instruction Name) SUBI Syntax
More informationROUNDING ERRORS LAB 1. OBJECTIVE 2. INTRODUCTION
ROUNDING ERRORS LAB Imagine you are traveling in Italy, and you are trying to convert $27.00 into Euros. You go to the bank teller, who gives you 20.19. Your friend is with you, and she is converting $2,700.00.
More information07 - Program Flow Control
September 23, 2014 Schedule change this week The lecture on thursday needs to move Lab computers The current computer lab (Bussen) is pretty nice since it has dual monitors However, the computers does
More informationCSIS1120A. 10. Instruction Set & Addressing Mode. CSIS1120A 10. Instruction Set & Addressing Mode 1
CSIS1120A 10. Instruction Set & Addressing Mode CSIS1120A 10. Instruction Set & Addressing Mode 1 Elements of a Machine Instruction Operation Code specifies the operation to be performed, e.g. ADD, SUB
More informationSYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET
1 SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET Intel 8086/8088 Architecture Segmented Memory, Minimum and Maximum Modes of Operation, Timing Diagram, Addressing Modes, Instruction Set,
More informationGO - OPERATORS. This tutorial will explain the arithmetic, relational, logical, bitwise, assignment and other operators one by one.
http://www.tutorialspoint.com/go/go_operators.htm GO - OPERATORS Copyright tutorialspoint.com An operator is a symbol that tells the compiler to perform specific mathematical or logical manipulations.
More informationECE232: Hardware Organization and Design
ECE232: Hardware Organization and Design Lecture 4: Logic Operations and Introduction to Conditionals Adapted from Computer Organization and Design, Patterson & Hennessy, UCB Overview Previously examined
More informationDSP VLSI Design. Instruction Set. Byungin Moon. Yonsei University
Byungin Moon Yonsei University Outline Instruction types Arithmetic and multiplication Logic operations Shifting and rotating Comparison Instruction flow control (looping, branch, call, and return) Conditional
More information1. Choose a module that you wish to implement. The modules are described in Section 2.4.
Chapter 2 Lab 2 - Datapath 2.1 Overview During lab 2 you will complete the RTL code of the ALU and MAC datapaths of the DSP core and write a set of small test programs to verify your implementation. Most
More informationInstruction Set Design
Instruction Set Design software instruction set hardware CPE442 Lec 3 ISA.1 Instruction Set Architecture Programmer's View ADD SUBTRACT AND OR COMPARE... 01010 01110 10011 10001 11010... CPU Memory I/O
More informationInstruction Sets: Characteristics and Functions Addressing Modes
Instruction Sets: Characteristics and Functions Addressing Modes Chapters 10 and 11, William Stallings Computer Organization and Architecture 7 th Edition What is an Instruction Set? The complete collection
More informationProgramming Model 2 A. Introduction
Programming Model 2 A. Introduction Objectives At the end of this lab you should be able to: Use direct and indirect addressing modes of accessing data in memory Create an iterative loop of instructions
More informationCPS 101 Introduction to Computational Science
CPS 101 Introduction to Computational Science Wensheng Shen Department of Computational Science SUNY Brockport Chapter 6 Modeling Process Definition Model classification Steps of modeling 6.1 Definition
More informationComputer Architecture Set Four. Arithmetic
Computer Architecture Set Four Arithmetic Arithmetic Where we ve been: Performance (seconds, cycles, instructions) Abstractions: Instruction Set Architecture Assembly Language and Machine Language What
More informationFloating Point. CENG331 - Computer Organization. Instructors: Murat Manguoglu (Section 1)
Floating Point CENG331 - Computer Organization Instructors: Murat Manguoglu (Section 1) Adapted from slides of the textbook: http://csapp.cs.cmu.edu/ Today: Floating Point Background: Fractional binary
More informationMajor and Minor States
Major and Minor States We now consider the micro operations and control signals associated with the execution of each instruction in the ISA. The execution of each instruction is divided into three phases.
More informationFloating Point. CSC207 Fall 2017
Floating Point CSC207 Fall 2017 Ariane 5 Rocket Launch Ariane 5 rocket explosion In 1996, the European Space Agency s Ariane 5 rocket exploded 40 seconds after launch. During conversion of a 64-bit to
More informationJob Posting (Aug. 19) ECE 425. ARM7 Block Diagram. ARM Programming. Assembly Language Programming. ARM Architecture 9/7/2017. Microprocessor Systems
Job Posting (Aug. 19) ECE 425 Microprocessor Systems TECHNICAL SKILLS: Use software development tools for microcontrollers. Must have experience with verification test languages such as Vera, Specman,
More informationAssembly Language. Prof. Dr. Antônio Augusto Fröhlich. Sep 2006
Sep 2006 Prof. Antônio Augusto Fröhlich (http://www.lisha.ufsc.br) 33 Assembly Language Prof. Dr. Antônio Augusto Fröhlich guto@lisha.ufsc.br http://www.lisha.ufsc.br/~guto Sep 2006 Sep 2006 Prof. Antônio
More informationVLSI Signal Processing
VLSI Signal Processing Programmable DSP Architectures Chih-Wei Liu VLSI Signal Processing Lab Department of Electronics Engineering National Chiao Tung University Outline DSP Arithmetic Stream Interface
More informationScientific Computing. Error Analysis
ECE257 Numerical Methods and Scientific Computing Error Analysis Today s s class: Introduction to error analysis Approximations Round-Off Errors Introduction Error is the difference between the exact solution
More informationCPU Design John D. Carpinelli, All Rights Reserved 1
CPU Design 1997 John D. Carpinelli, All Rights Reserved 1 Outline Register organization ALU design Stacks Instruction formats and types Addressing modes 1997 John D. Carpinelli, All Rights Reserved 2 We
More informationName: University of Michigan uniqname: (NOT your student ID number!)
The University of Michigan - Department of EECS EECS370 Introduction to Computer Organization Midterm Exam 1 October 22, 2009 Name: University of Michigan uniqname: (NOT your student ID number!) Open book,
More informationINSTRUCTION SET ARCHITECTURE
INSTRUCTION SET ARCHITECTURE Slides by: Pedro Tomás Additional reading: Computer Architecture: A Quantitative Approach, 5th edition, Appendix A, John L. Hennessy and David A. Patterson, Morgan Kaufmann,
More informationGrundlagen Microcontroller Processor Core. Günther Gridling Bettina Weiss
Grundlagen Microcontroller Processor Core Günther Gridling Bettina Weiss 1 Processor Core Architecture Instruction Set Lecture Overview 2 Processor Core Architecture Computes things > ALU (Arithmetic Logic
More informationLecture 4: Instruction Set Architecture
Lecture 4: Instruction Set Architecture ISA types, register usage, memory addressing, endian and alignment, quantitative evaluation Reading: Textbook (5 th edition) Appendix A Appendix B (4 th edition)
More informationCOMPUTER ORGANIZATION & ARCHITECTURE
COMPUTER ORGANIZATION & ARCHITECTURE Instructions Sets Architecture Lesson 5a 1 What are Instruction Sets The complete collection of instructions that are understood by a CPU Can be considered as a functional
More information8051 Overview and Instruction Set
8051 Overview and Instruction Set Curtis A. Nelson Engr 355 1 Microprocessors vs. Microcontrollers Microprocessors are single-chip CPUs used in microcomputers Microcontrollers and microprocessors are different
More informationCSCE 5610: Computer Architecture
HW #1 1.3, 1.5, 1.9, 1.12 Due: Sept 12, 2018 Review: Execution time of a program Arithmetic Average, Weighted Arithmetic Average Geometric Mean Benchmarks, kernels and synthetic benchmarks Computing CPI
More informationFloating-point Error
I am HAL 9000 computer production Number 3. I became operational at the Hal Plant in Urbana, Illinios, on January 12, 1997. The quick brown fox jumps over the lazy dog. The rain in Spain is mainly in the
More informationMicrocomputer Architecture and Programming
IUST-EE (Chapter 1) Microcomputer Architecture and Programming 1 Outline Basic Blocks of Microcomputer Typical Microcomputer Architecture The Single-Chip Microprocessor Microprocessor vs. Microcontroller
More informationThe Operations, such as Add, Sub, Mult, and DIv are described below. In each description the use of Register parameter is detailed.
Date: 11 November 2008 www.quicksilvercontrols.com Calculation Commands Basic math and logic functions can be a vital component to programs written in almost any language. The SilverLode servos use the
More informationDesign and Implementation of Single Issue DSP Processor Core. Vinodh Ravinath
Design and Implementation of Single Issue DSP Processor Core Examensarbete utfört i Datirteknik Vid Tekniska högskolan i Linköping av Vinodh Ravinath LiTH-ISY-EX--07/4094--SE Linköping 2007 Design and
More informationChapter 2 Bits, Data Types, and Operations
Chapter 2 Bits, Data Types, and Operations Computer is a binary digital system. Digital system: finite number of symbols Binary (base two) system: has two states: 0 and 1 Basic unit of information is the
More informationISA and RISCV. CASS 2018 Lavanya Ramapantulu
ISA and RISCV CASS 2018 Lavanya Ramapantulu Program Program =?? Algorithm + Data Structures Niklaus Wirth Program (Abstraction) of processor/hardware that executes 3-Jul-18 CASS18 - ISA and RISCV 2 Program
More informationComputer Organization and Technology Processor and System Structures
Computer Organization and Technology Processor and System Structures Assoc. Prof. Dr. Wattanapong Kurdthongmee Division of Computer Engineering, School of Engineering and Resources, Walailak University
More informationInstruction Set Reference
.1 QUICK LIST OF INSTRUCTIONS This chapter is a complete reference for the instruction set of the ADSP-2100 family. The instruction set is organized by instruction group and, within each group, by individual
More informationLecture 4: MIPS Instruction Set
Lecture 4: MIPS Instruction Set No class on Tuesday Today s topic: MIPS instructions Code examples 1 Instruction Set Understanding the language of the hardware is key to understanding the hardware/software
More information361 div.1. Computer Architecture EECS 361 Lecture 7: ALU Design : Division
361 div.1 Computer Architecture EECS 361 Lecture 7: ALU Design : Division Outline of Today s Lecture Introduction to Today s Lecture Divide Questions and Administrative Matters Introduction to Single cycle
More informationComputer Architecture. The Language of the Machine
Computer Architecture The Language of the Machine Instruction Sets Basic ISA Classes, Addressing, Format Administrative Matters Operations, Branching, Calling conventions Break Organization All computers
More information4 Operations On Data 4.1. Foundations of Computer Science Cengage Learning
4 Operations On Data 4.1 Foundations of Computer Science Cengage Learning Objectives After studying this chapter, the student should be able to: List the three categories of operations performed on data.
More informationQuestion Bank Part-A UNIT I- THE 8086 MICROPROCESSOR 1. What is microprocessor? A microprocessor is a multipurpose, programmable, clock-driven, register-based electronic device that reads binary information
More information55:132/22C:160, HPCA Spring 2011
55:132/22C:160, HPCA Spring 2011 Second Lecture Slide Set Instruction Set Architecture Instruction Set Architecture ISA, the boundary between software and hardware Specifies the logical machine that is
More informationSOEN228, Winter Revision 1.2 Date: October 25,
SOEN228, Winter 2003 Revision 1.2 Date: October 25, 2003 1 Contents Flags Mnemonics Basic I/O Exercises Overview of sample programs 2 Flag Register The flag register stores the condition flags that retain
More informationTypical Processor Execution Cycle
Typical Processor Execution Cycle Instruction Fetch Obtain instruction from program storage Instruction Decode Determine required actions and instruction size Operand Fetch Locate and obtain operand data
More informationAn introduction to DSP s. Examples of DSP applications Why a DSP? Characteristics of a DSP Architectures
An introduction to DSP s Examples of DSP applications Why a DSP? Characteristics of a DSP Architectures DSP example: mobile phone DSP example: mobile phone with video camera DSP: applications Why a DSP?
More informationAn introduction to Digital Signal Processors (DSP) Using the C55xx family
An introduction to Digital Signal Processors (DSP) Using the C55xx family Group status (~2 minutes each) 5 groups stand up What processor(s) you are using Wireless? If so, what technologies/chips are you
More information4 bits Microcontroller
EM MICROELECTRONIC - MARIN SA Question & answer 4 bits Microcontroller Questions and s Copyright 2001, EM Microelectronic-Marin SA 1 www.emmicroelectronic.com 1 Q: Is there an instruction to rotate left
More informationREAL TIME DIGITAL SIGNAL PROCESSING
REAL TIME DIGITAL SIGNAL PROCESSING UTN-FRBA 2010 Introduction Why Digital? A brief comparison with analog. Advantages Flexibility. Easily modifiable and upgradeable. Reproducibility. Don t depend on components
More informationEEM336 Microprocessors I. Arithmetic and Logic Instructions
EEM336 Microprocessors I Arithmetic and Logic Instructions Introduction We examine the arithmetic and logic instructions. The arithmetic instructions include addition, subtraction, multiplication, division,
More informationTYPES OF INTERRUPTS: -
There are 3 types of interrupts. TYPES OF INTERRUPTS: - External Interrupts. Internal Interrupts. Software interrupts. Hardware Interrupts (1) External interrupts come from I/O devices, from a timing device
More informationCOSC 243. Instruction Sets And Addressing Modes. Lecture 7&8 Instruction Sets and Addressing Modes. COSC 243 (Computer Architecture)
COSC 243 Instruction Sets And Addressing Modes 1 Overview This Lecture Source Chapters 12 & 13 (10 th editition) Textbook uses x86 and ARM (we use 6502) Next 2 Lectures Assembly language programming 2
More informationModule 2: Computer Arithmetic
Module 2: Computer Arithmetic 1 B O O K : C O M P U T E R O R G A N I Z A T I O N A N D D E S I G N, 3 E D, D A V I D L. P A T T E R S O N A N D J O H N L. H A N N E S S Y, M O R G A N K A U F M A N N
More informationProgramming of 8085 microprocessor and 8051 micro controller Study material
8085 Demo Programs Now, let us take a look at some program demonstrations using the above instructions Adding Two 8-bit Numbers Write a program to add data at 3005H & 3006H memory location and store the
More informationCS3350B Computer Architecture Quiz 3 March 15, 2018
CS3350B Computer Architecture Quiz 3 March 15, 2018 Student ID number: Student Last Name: Question 1.1 1.2 1.3 2.1 2.2 2.3 Total Marks The quiz consists of two exercises. The expected duration is 30 minutes.
More informationDesign of Embedded DSP Processors Unit 5: Data access. 9/11/2017 Unit 5 of TSEA H1 1
Design of Embedded DSP Processors Unit 5: Data access 9/11/2017 Unit 5 of TSEA26-2017 H1 1 Data memory in a Processor Store Data FIFO supporting DSP executions Computing buffer Parameter storage Access
More informationVIII. DSP Processors. Digital Signal Processing 8 December 24, 2009
Digital Signal Processing 8 December 24, 2009 VIII. DSP Processors 2007 Syllabus: Introduction to programmable DSPs: Multiplier and Multiplier-Accumulator (MAC), Modified bus structures and memory access
More informationCSE 141 Computer Architecture Summer Session Lecture 3 ALU Part 2 Single Cycle CPU Part 1. Pramod V. Argade
CSE 141 Computer Architecture Summer Session 1 2004 Lecture 3 ALU Part 2 Single Cycle CPU Part 1 Pramod V. Argade Reading Assignment Announcements Chapter 5: The Processor: Datapath and Control, Sec. 5.3-5.4
More information2. Define Instruction Set Architecture. What are its two main characteristics? Be precise!
Chapter 1: Computer Abstractions and Technology 1. Assume two processors, a CISC processor and a RISC processor. In order to run a particular program, the CISC processor must execute 10 million instructions
More informationH5H4, H5E7 lecture 5 Fixed point arithmetic. Overview
H5H4, H5E7 lecture 5 Fixed point arithmetic I. Verbauwhede Acknowledgements: H. DeMan, V. Öwall, D. Hwang, 007-008 K.U.Leuven 1 Overview Lecture 1: what is a system-on-chip Lecture : terminology for the
More informationM2 Instruction Set Architecture
M2 Instruction Set Architecture Module Outline Addressing modes. Instruction classes. MIPS-I ISA. High level languages, Assembly languages and object code. Translating and starting a program. Subroutine
More informationArchitecture & Instruction set of 8085 Microprocessor and 8051 Micro Controller
of 8085 microprocessor 8085 is pronounced as "eighty-eighty-five" microprocessor. It is an 8-bit microprocessor designed by Intel in 1977 using NMOS technology. It has the following configuration 8-bit
More informationInstruction Set Architecture. "Speaking with the computer"
Instruction Set Architecture "Speaking with the computer" The Instruction Set Architecture Application Compiler Instr. Set Proc. Operating System I/O system Instruction Set Architecture Digital Design
More informationInstruction Set Principles and Examples. Appendix B
Instruction Set Principles and Examples Appendix B Outline What is Instruction Set Architecture? Classifying ISA Elements of ISA Programming Registers Type and Size of Operands Addressing Modes Types of
More informationAssembly Language Programming of 8085
Assembly Language Programming of 8085 Topics 1. Introduction 2. Programming model of 8085 3. Instruction set of 8085 4. Example Programs 5. Addressing modes of 8085 6. Instruction & Data Formats of 8085
More information11. A Computing Machine
COMPUTER SCIENCE S E D G E W I C K / W A Y N E Computer Science Including Programming in Java 11. A Computing Machine Section 5.1 http://introcs.cs.princeton.edu COMPUTER SCIENCE S E D G E W I C K / W
More informationThe Assembly Language of the Boz 5
The Assembly Language of the Boz 5 The Boz 5 uses bits 31 27 of the IR as a five bit opcode. Of the possible 32 opcodes, only 26 are implemented. Op-Code Mnemonic Description 00000 HLT Halt the Computer
More informationINSTITUTO SUPERIOR TÉCNICO. Architectures for Embedded Computing
UNIVERSIDADE TÉCNICA DE LISBOA INSTITUTO SUPERIOR TÉCNICO Departamento de Engenharia Informática Architectures for Embedded Computing MEIC-A, MEIC-T, MERC Lecture Slides Version 3.0 - English Lecture 04
More informationEC-801 Advanced Computer Architecture
EC-801 Advanced Computer Architecture Lecture 5 Instruction Set Architecture I Dr Hashim Ali Fall 2018 Department of Computer Science and Engineering HITEC University Taxila!1 Instruction Set Architecture
More informationSCRAM Introduction. Philipp Koehn. 19 February 2018
SCRAM Introduction Philipp Koehn 19 February 2018 This eek 1 Fully work through a computer circuit assembly code Simple but Complete Random Access Machine (SCRAM) every instruction is 8 bit 4 bit for op-code:
More informationMicroprocessors 1. The 8051 Instruction Set. Microprocessors 1 1. Msc. Ivan A. Escobar Broitman
Microprocessors 1 The 8051 Instruction Set Microprocessors 1 1 Instruction Groups The 8051 has 255 instructions Every 8-bit opcode from 00 to FF is used except for A5. The instructions are grouped into
More information